Dynamic and static power co-analysis of CMOS circuits

被引：0
|
作者：
Institute of Computing Technology, Chinese Academy of Sciences, Beijing 100080, China [1 ]
不详 [2 ]
不详 [3 ]
机构：
来源：
Jisuanji Gongcheng | 2006年 / 10卷 / 231-233期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
An analysis method of real power estimation is proposed to achieve the co-analysis of dynamic and leakage power. This paper defines two parameters of variation and expectation rate (VER) and maximum-skew ratio (MSR) along with expectation and variation to describe the complicated behavioral of power, which offer more valuable information for low power design. Experiments with some of ISCAS85, ISCAS89 and ITC99 benchmark circuits show the analysis method and the proposed parameters are very useful for low power design and energy delivery.
引用
收藏
相关论文
共 50 条
  • [31] Static power optimization of deep submicron CMOS circuits for dual VT technology
    Wang, Q
    Vrudhula, SBK
    1998 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN: DIGEST OF TECHNICAL PAPERS, 1998, : 490 - 496
  • [32] Slice analysis-based Bayesian inference dynamic power model for CMOS combinational circuits
    Chen, Jie
    Tong, Dong
    Li, Xianfeng
    Xie, Jinsong
    Cheng, Xu
    Pan Tao Ti Hsueh Pao/Chinese Journal of Semiconductors, 2008, 29 (03): : 502 - 509
  • [33] Research on power analysis of CMOS combination logic circuits
    Zhu, Ning
    Zhou, Runde
    Yang, Xingzi
    Qinghua Daxue Xuebao/Journal of Tsinghua University, 1998, 38 (09): : 32 - 35
  • [34] An Empirical Methodology for Power Analysis of CMOS Integrated Circuits
    Krunic, Momcilo V.
    Povazan, Ivan
    Kovacevic, Jelena V.
    Krunic, Vlado M.
    ELEKTRONIKA IR ELEKTROTECHNIKA, 2017, 23 (05) : 46 - 53
  • [35] Nonlinear analysis of noise in static and dynamic translinear circuits
    Mulder, J
    Kouwenhoven, MHL
    Serdijn, WA
    van der Woerd, AC
    van Roermund, AHM
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 1999, 46 (03) : 266 - 278
  • [36] Static and dynamic analysis of organic and hybrid inverter circuits
    Kumar, Brijesh
    Kaushik, B. K.
    Negi, Y. S.
    JOURNAL OF COMPUTATIONAL ELECTRONICS, 2013, 12 (04) : 765 - 774
  • [37] Static and dynamic analysis of organic and hybrid inverter circuits
    Brijesh Kumar
    B. K. Kaushik
    Y. S. Negi
    Journal of Computational Electronics, 2013, 12 : 765 - 774
  • [38] DYNAMIC LOGIC CMOS CIRCUITS
    FRIEDMAN, V
    LIU, S
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1984, 19 (02) : 263 - 266
  • [39] High performance low power CMOS dynamic logic for arithmetic circuits
    Navarro-Botello, Victor
    Montiel-Nelson, Juan A.
    Nooshabadi, Saeid
    MICROELECTRONICS JOURNAL, 2007, 38 (4-5) : 482 - 488
  • [40] Calculation and test generation of maximum dynamic power consumption for CMOS circuits
    Jin, Shuze
    Kinoshita, Kozo
    Tien Tzu Hsueh Pao/Acta Electronica Sinica, 1993, 21 (02): : 48 - 54
12345