Memory property of a feedback ECL memory-gate and ECL shifting counter

被引：0
|
作者：
College of Electronic Engineering, Heilongjiang University, Harbin 150080, China [1 ]
不详 [2 ]
机构：
来源：
Pan Tao Ti Hsueh Pao | 2006年 / 12卷 / 2184-2189期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 14 条
  • [1] Fast ECL bus memory: Dual input memory
    Cesaroni, F.
    Gentile, S.
    Pascale, G.
    Gao, Z.
    Nuclear Instruments and Methods in Physics Research, Section A: Accelerators, Spectrometers, Detectors and Associated Equipment, 1992, A323 (1-2) : 549 - 551
  • [2] A FAST ECL BUS MEMORY - DUAL INPUT MEMORY
    CESARONI, F
    GENTILE, S
    PASCALE, G
    GAO, Z
    NUCLEAR INSTRUMENTS & METHODS IN PHYSICS RESEARCH SECTION A-ACCELERATORS SPECTROMETERS DETECTORS AND ASSOCIATED EQUIPMENT, 1992, 323 (1-2): : 549 - 551
  • [3] Modified feedback ECL gate for Gb/s applications
    Ramakrishnan, V
    Albers, JN
    Nottenburg, RN
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1999, 34 (02) : 205 - 211
  • [4] IMPROVED FEEDBACK ECL GATE WITH LOW DELAY-POWER PRODUCT FOR SUBNANOSECOND REGION
    REIN, HM
    RANFFT, R
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1977, 12 (01) : 80 - 82
  • [5] A BIPOLAR ECL STATIC RAM USING POLYSILICON-DIODE LOADED MEMORY CELL
    HWANG, BY
    BUSHEY, TP
    KIRCHGESSNER, JA
    FOERTSCH, SA
    STIPANUK, JJ
    MARSHBANKS, L
    HERNANDEZ, JA
    HERALD, ER
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1989, 24 (02) : 504 - 511
  • [6] A DOUBLE-WORD-LINE STRUCTURE IN BIPOLAR ECL RANDOM-ACCESS MEMORY
    KAYANO, S
    ANAMI, K
    NAKASE, Y
    SHIOMI, T
    IKEDA, T
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1987, 22 (04) : 543 - 547
  • [7] IMPROVED FEEDBACK ECL GATE WITH LOW DELAY-POWER PRODUCT FOR SUB-NANOSECOND REGION - COMMENT
    HUGHES, JB
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1978, 13 (02) : 276 - 278
  • [8] CAMAC STAGGERED MEMORY LOOK-UP MODULE AND ECL FAN-IN FOR FAST TRIGGER APPLICATIONS
    ROSENFELD, C
    WANG, ATM
    WILSON, SR
    ZHENG, LY
    BROOME, KW
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 1992, 39 (04) : 848 - 852
  • [9] AN 8-NS 256K ECL SRAM WITH CMOS MEMORY ARRAY AND BATTERY BACKUP CAPABILITY
    VANTRAN, H
    SCOTT, DB
    FUNG, PK
    HAVEMANN, RH
    EKLUND, RH
    HAM, TE
    HAKEN, RA
    SHAH, AH
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1988, 23 (05) : 1041 - 1047
  • [10] A 1024-BYTE ECL RANDOM-ACCESS MEMORY USING A COMPLEMENTARY TRANSISTOR SWITCH (CTS) CELL
    DORLER, JA
    MOSLEY, JM
    RITTER, GA
    SEEGER, RO
    STRUK, JR
    IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 1981, 25 (2-3) : 126 - 134
12