Loop recreation for thread-level speculation

被引：0
|
作者：
University of New South Wales, Australia [1 ]
不详 [2 ]
机构：
来源：
Proc Int Conf Parallel Distrib Syst ICPADS |
关键词：
Compiler techniques - Cost modeling - Irregular applications - Kernel loop - Multi-core systems - Runtimes - Speculative parallelisms - Thread level speculation;
D O I：
4447713
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [41] Set-Congruence Dynamic Analysis for Thread-Level Speculation (TLS)
    Oancea, Cosmin E.
    Mycroft, Alan
    LANGUAGES AND COMPILERS FOR PARALLEL COMPUTING, 2008, 5335 : 156 - 171
  • [42] Using Hardware-Transactional-Memory Support to Implement Thread-Level Speculation
    Salamanca, Juan
    Amaral, Jose Nelson
    Araujo, Guido
    IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2018, 29 (02) : 466 - 480
  • [43] Dual-thread Speculation: A Simple Approach to Uncover Thread-level Parallelism on a Simultaneous Multithreaded Processor
    Fredrik Warg
    Per Stenstrom
    International Journal of Parallel Programming, 2008, 36 : 166 - 183
  • [44] OpenPro : A Dynamic Profiling Tool Set for Exploring Thread-Level Speculation Parallelism
    Wang, Yaobin
    An, Hong
    Liang, Bo
    Wang, Li
    Guo, Rui
    ICCEE 2008: PROCEEDINGS OF THE 2008 INTERNATIONAL CONFERENCE ON COMPUTER AND ELECTRICAL ENGINEERING, 2008, : 256 - +
  • [45] The Effects of Parameter Tuning in Software Thread-Level Speculation in Java']JavaScript Engines
    Martinsen, Jan Kasper
    Grahn, Hakan
    Isberg, Anders
    ACM TRANSACTIONS ON ARCHITECTURE AND CODE OPTIMIZATION, 2014, 11 (04)
  • [46] Dual-thread speculation: A simple approach to uncover thread-level parallelism on a simultaneous multithreaded processor
    Warg, Fredrik
    Stenstrom, Per
    INTERNATIONAL JOURNAL OF PARALLEL PROGRAMMING, 2008, 36 (02) : 166 - 183
  • [47] ReEnact: Using thread-level speculation mechanisms to debug data races in multithreaded codes
    Prvulovic, M
    Torrellas, J
    30TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, PROCEEDINGS, 2003, : 110 - 121
  • [48] Performance Evaluation of Thread-Level Speculation in Off-the-Shelf Hardware Transactional Memories
    Salamanca, Juan
    Amaral, Jose Nelson
    Araujo, Guido
    EURO-PAR 2017: PARALLEL PROCESSING, 2017, 10417 : 607 - 621
  • [49] Using software logging to support multi-version buffering in thread-level speculation
    Garzarán, MJ
    Prvulovic, M
    Viñals, V
    Llabería, JM
    Rauchwerger, L
    Torrellas, J
    12TH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, PROCEEDINGS, 2003, : 170 - 181
  • [50] Compiler Optimizations for Parallelizing General-Purpose Applications under Thread-Level Speculation
    Zhai, Antonia
    Wang, Shengyue
    Yew, Pen-Chung
    He, Guojin
    PPOPP'08: PROCEEDINGS OF THE 2008 ACM SIGPLAN SYMPOSIUM ON PRINCIPLES AND PRACTICE OF PARALLEL PROGRAMMING, 2008, : 271 - 272
12345