Loop recreation for thread-level speculation

被引：0
|
作者：
University of New South Wales, Australia [1 ]
不详 [2 ]
机构：
来源：
Proc Int Conf Parallel Distrib Syst ICPADS |
关键词：
Compiler techniques - Cost modeling - Irregular applications - Kernel loop - Multi-core systems - Runtimes - Speculative parallelisms - Thread level speculation;
D O I：
4447713
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [31] Adaptive Fork-Heuristics for Software Thread-Level Speculation
    Cao, Zhen
    Verbrugge, Clark
    PARALLEL PROCESSING AND APPLIED MATHEMATICS (PPAM 2013), PT I, 2014, 8384 : 523 - 533
  • [32] Evaluating and Improving Thread-Level Speculation in Hardware Transactional Memories
    Salamanca, Juan
    Amaral, Jose Nelson
    Araujo, Guido
    2016 IEEE 30TH INTERNATIONAL PARALLEL AND DISTRIBUTED PROCESSING SYMPOSIUM (IPDPS 2016), 2016, : 586 - 595
  • [33] Min-cut program decomposition for thread-level speculation
    Johnson, TA
    Eigenmann, R
    Vijaykumar, TN
    ACM SIGPLAN NOTICES, 2004, 39 (06) : 59 - 70
  • [34] Tradeoffs in buffering memory state for thread-level speculation in multiprocessors
    Garzarán, MJ
    Prvulovic, M
    Llaberiá, JM
    Viñals, V
    Rauchwerger, L
    Torrellas, J
    NINTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, 2003, : 191 - 202
  • [35] Performance Comparison of Speculative Taskloop and OpenMP-for-Loop Thread-Level Speculation on Hardware Transactional Memory
    Salamanca, Juan
    2022 21ST INTERNATIONAL SYMPOSIUM ON PARALLEL AND DISTRIBUTED COMPUTING (ISPDC 2022), 2022, : 83 - 90
  • [36] Dynamic Core Allocation for Energy-Efficient Thread-Level Speculation
    Li, Meirong
    Zhao, Yinliang
    Si, Yongqiang
    2014 IEEE 17TH INTERNATIONAL CONFERENCE ON COMPUTATIONAL SCIENCE AND ENGINEERING (CSE), 2014, : 682 - 689
  • [37] Thread-Level Speculation on Off-the-Shelf Hardware Transactional Memory
    Odaira, Rei
    Nakaike, Takuya
    2014 IEEE INTERNATIONAL SYMPOSIUM ON WORKLOAD CHARACTERIZATION (IISWC), 2014, : 212 - 221
  • [38] Selective restart of threads for efficient thread-level speculation on multicore architecture
    Lee, Sungjae
    Lee, Inhwan
    IEICE ELECTRONICS EXPRESS, 2012, 9 (04): : 290 - 295
  • [39] The potential for using thread-level data speculation to facilitate automatic parallelization
    Steffan, JG
    Mowry, TC
    1998 FOURTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, 1998, : 2 - 13
  • [40] Speculative synchronization:: Applying thread-level speculation to explicitly parallel applications
    Martínez, JF
    Torrellas, J
    ACM SIGPLAN NOTICES, 2002, 37 (10) : 18 - 29
12345