Design of Panel Level Package and Power and Signal Integrity Analysis

被引：0
|
作者：
National University Of Kaohsiung, Department Of Electrical Engineering, Taiwan [1 ]
机构：
来源：
Int. Conf. Electron. Packag., ICEP | 2024年 / 273-274期
关键词：
Compilation and indexing terms; Copyright 2024 Elsevier Inc;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
BGA - Electronics products - Package technologies - Panel level packaging - Performance - Power and signal integrities - Power integrity - Redistribution layers - Signal Integrity - Signal integrity analysis
引用
收藏
相关论文
共 50 条
  • [31] Signal Integrity Design and Analysis of Universal Chiplet Interconnect Express (UCIe) Channel in Silicon Interposer for Advanced Package
    Shin, Taein
    Kim, Keunwoo
    Park, Hyunwook
    Sim, Boogyo
    Kim, Seongguk
    Kim, Jihun
    Choi, Seonguk
    Park, Joonsang
    Song, Jinwook
    Kim, Jaehyup
    Park, Joung Won
    Kang, Daehyun
    Kim, Joungho
    IEEE ELECTRICAL DESIGN OF ADVANCED PACKAGING AND SYSTEMS, EDAPS 2023, 2023,
  • [32] Signal and Power Integrity Analysis of the SIAD Power/Ground Layer
    Shi, Yongrong
    Tang, Wanchun
    Chow, Y. Leonard
    2011 7TH INTERNATIONAL CONFERENCE ON WIRELESS COMMUNICATIONS, NETWORKING AND MOBILE COMPUTING (WICOM), 2011,
  • [33] Power Integrity Co-analysis and Design in a PCB with BGA Package Using Transmission Matrix Method
    Ma, Xiao-Jian
    Li, Xiao-Chun
    Wang, Ning
    Mao, Jun-Fa
    2015 IEEE ELECTRICAL DESIGN OF ADVANCED PACKAGING AND SYSTEMS SYMPOSIUM, 2015, : 78 - 80
  • [34] Novel Integrated Package-on-Package for Wafer Level and Panel Level Production
    Koh, Wei
    2020 21ST INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY (ICEPT), 2020,
  • [35] Analysis of System Level Signal Integrity for High Speed Interface Design Based on GTY Transceivers
    Han Junhui
    Hao Shaojie
    Wang Zhao
    He Peng
    2020 INTERNATIONAL CONFERENCE ON MICROWAVE AND MILLIMETER WAVE TECHNOLOGY (ICMMT 2020 ONLINE), 2020,
  • [36] Signal Integrity Analysis of a High-Performance Processor Package with Silicon Interposer
    Ren, Xiaoli
    Pang, Cheng
    Jiang, Feng
    Qin, Zheng
    Xue, Kai
    Liu, Haiyan
    Yu, Daquan
    2014 15TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY (ICEPT), 2014, : 833 - 837
  • [37] Warpage Simulation and Analysis for Panel Level Fan-out Package
    Lan, Jia-Shen
    Wu, Mei-Ling
    PROCEEDINGS OF THE NINETEENTH INTERSOCIETY CONFERENCE ON THERMAL AND THERMOMECHANICAL PHENOMENA IN ELECTRONIC SYSTEMS (ITHERM 2020), 2020, : 1160 - 1164
  • [38] Power Supply Analysis in Package and SiP Design
    Dai, Wenliang
    2009 INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY & HIGH DENSITY PACKAGING (ICEPT-HDP 2009), 2009, : 99 - 102
  • [39] Probe Card Design with Signal and Power Integrity for Wafer-level Application Processor Test in LPDDR Channel
    Song, Jinwook
    Lee, Eunjung
    Kim, Jonghoon
    Park, Shinyoung
    Kim, Joungho
    Park, Jung Keun
    Park, Jong Hyun
    Bang, Yoon Hee
    Kim, Hyun Mm
    Kim, Young Bu
    Nam, Seungki
    2016 IEEE 66TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2016, : 2442 - 2448
  • [40] Novel RDL Design of Wafer-Level Packaging for Signal/Power Integrity in LPDDR4 Application
    Wu, Kai-Bin
    Kuo, Tsung-Yi
    Hung, Cheng-Chou
    Lin, Benson
    Peng, I-Hsuan
    Yang, M. -T.
    Wu, Ruey-Beei
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2018, 8 (08): : 1431 - 1439
12345