Performance and thermal-aware steiner routing for 3-D stacked ICs

被引：0
|
作者：
Pathak, Mohit [1 ]
Lim, Sung Kyu [1 ]
机构：
[1] School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA 30332-0250, United States
来源：
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems | 2009年 / 28卷 / 01期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：1373 / 1386
相关论文
共 50 条
  • [31] Thermal-Aware Placement and Routing for 3D Optical Networks-on-Chips
    Jiao, Fengxian
    Dong, Sheqin
    Yu, Bei
    Li, Bing
    Schlichtmann, Ulf
    2018 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2018,
  • [32] Thermal-aware Preemptive Test Scheduling for Network-on-Chip based 3D ICs
    Manna, Kanchan
    Sagar, Chatla Swamy
    Chattopadhyay, Santanu
    Sengupta, Indranil
    2016 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI), 2016, : 529 - 534
  • [33] Thermal-aware P/G TSV planning for IR drop reduction in 3D ICs
    Li, Zuowei
    Ma, Yuchun
    Zhou, Qiang
    Cai, Yici
    Xie, Yuan
    Huang, Tingting
    INTEGRATION-THE VLSI JOURNAL, 2013, 46 (01) : 1 - 9
  • [34] Thermal Pathfinding for 3-D ICs
    Priyadarshi, Shivam
    Davis, W. Rhett
    Steer, Michael B.
    Franzon, Paul D.
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2014, 4 (07): : 1159 - 1168
  • [35] Improving DRAM Performance in 3-D ICs via Temperature Aware Refresh
    Guan, Menglong
    Wang, Lei
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2017, 25 (03) : 833 - 843
  • [36] Floorplanning 1024 Cores in a 3D-Stacked Network-on-Chip with Thermal-Aware Redistribution
    Chien, Jui-Hung
    Lung, Chiao-Ling
    Hsu, Chin-Chi
    Chou, Yung-Fa
    Kwai, Ding-Ming
    2010 12TH IEEE INTERSOCIETY CONFERENCE ON THERMAL AND THERMOMECHANICAL PHENOMENA IN ELECTRONIC SYSTEMS, 2010,
  • [37] Cool Elevator: A Thermal-Aware Routing Algorithm for Partially Connected 3D NoCs
    Taheri, Ebadollah
    Patooghy, Ahmad
    Mohammadi, Karim
    2016 6TH INTERNATIONAL CONFERENCE ON COMPUTER AND KNOWLEDGE ENGINEERING (ICCKE), 2016, : 111 - 116
  • [38] Thermal-Aware 3D Network-On-Chip (3D NoC) Designs: Routing Algorithms and Thermal Managements
    Chen, Kun-Chih
    Chao, Chih-Hao
    Wu, An-Yeu
    IEEE CIRCUITS AND SYSTEMS MAGAZINE, 2015, 15 (04) : 45 - 69
  • [39] Thermal-Aware Cell and Through-Silicon-Via Co-Placement for 3D ICs
    Cong, Jason
    Luo, Guojie
    Shi, Yiyu
    PROCEEDINGS OF THE 48TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2011, : 670 - 675
  • [40] Guest Editors Introduction: Robust 3-D Stacked ICs
    Hopsch, Fabian
    Marinissen, Erik Jan
    IEEE DESIGN & TEST, 2016, 33 (03) : 6 - 7
12345