Performance and thermal-aware steiner routing for 3-D stacked ICs

被引：0
|
作者：
Pathak, Mohit [1 ]
Lim, Sung Kyu [1 ]
机构：
[1] School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA 30332-0250, United States
来源：
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems | 2009年 / 28卷 / 01期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：1373 / 1386
相关论文
共 50 条
  • [21] Thermal-Aware Design of 3D ICs with Inter-Tier Liquid Cooling
    Atienza, David
    2010 INTERNATIONAL ELECTRON DEVICES MEETING - TECHNICAL DIGEST, 2010,
  • [22] Thermal-Aware Floorplanner for Multi-core 3D ICs with Interlayer Cooling
    Guo, Wei
    Zhang, Minxuan
    Li, Peng
    Yao, Chaoyun
    Zhou, Hongwei
    COMPUTER ENGINEERING AND TECHNOLOGY, 2016, 592 : 23 - 30
  • [23] Thermal-Aware Floorplanning with Min-cut Die Partition for 3D ICs
    Jang, Cheoljon
    Chong, Jong-who
    ETRI JOURNAL, 2014, 36 (04) : 634 - 641
  • [24] Thermal-aware Power Network Design for IR Drop Reduction in 3D ICs
    Li, Zuowei
    Ma, Yuchun
    Zhou, Qiang
    Cai, Yici
    Wang, Yu
    Huang, Tingting
    Xie, Yuan
    2012 17TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2012, : 47 - 52
  • [25] Thermal-Aware Post Layout Voltage-Island Generation for 3D ICs
    Ning Xu
    Yu-Chun Ma
    Jia Liu
    Shou-Chun Tao
    Journal of Computer Science and Technology, 2013, 28 : 671 - 681
  • [26] Thermal-Aware Post Layout Voltage-Island Generation for 3D ICs
    徐宁
    马昱春
    刘佳
    陶守春
    JournalofComputerScience&Technology, 2013, 28 (04) : 671 - 681
  • [27] Thermal-Aware Post Layout Voltage-Island Generation for 3D ICs
    Xu, Ning
    Ma, Yu-Chun
    Liu, Jia
    Tao, Shou-Chun
    JOURNAL OF COMPUTER SCIENCE AND TECHNOLOGY, 2013, 28 (04) : 671 - 681
  • [28] Thermal-Aware Design Space Exploration of 3-D Systolic ML Accelerators
    Mathur, Rahul
    Kumar, Ajay Krishna Ananda
    John, Lizy
    Kulkarni, Jaydeep P.
    IEEE JOURNAL ON EXPLORATORY SOLID-STATE COMPUTATIONAL DEVICES AND CIRCUITS, 2021, 7 (01): : 70 - 78
  • [29] High Performance Virtual Channel Based Fully Adaptive Thermal-aware Routing for 3D NoC
    Jiang, Xin
    Lei, Xiangyang
    Zeng, Lian
    Watanabe, Takahiro
    PROCEEDINGS OF THE EIGHTEENTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED), 2017, : 289 - 295
  • [30] Thermal-aware Memory System Synthesis for MPSoCs with 3D-stacked Hybrid Memories
    Liu, Chia-Yin
    Chen, Yi-Jung
    Hariyama, Masanori
    PROCEEDINGS OF THE 35TH ANNUAL ACM SYMPOSIUM ON APPLIED COMPUTING (SAC'20), 2020, : 546 - 553
12345