An Overview of Hybrid DC-DC Converters: From Seeds to Leaves

被引:4
作者
Lu, Yan [1 ]
Huang, Junwei [1 ]
Tong, Zhiguo [1 ]
Hu, Tingxu [1 ]
Zeng, Wen-Liang [1 ]
Huang, Mo [1 ]
Mao, Xiangyu [1 ]
Cai, Guigang [1 ]
机构
[1] Univ Macau, State Key Lab Analog & Mixed Signal VLSI, Macau, Peoples R China
来源
IEEE OPEN JOURNAL OF THE SOLID-STATE CIRCUITS SOCIETY | 2024年 / 4卷
基金
中国国家自然科学基金;
关键词
Inductors; Topology; Switches; Capacitors; Voltage; Transient analysis; Hybrid power systems; 3-D power delivery for chiplet; buck-boost; buck converter; DC-DC conversion; hybrid converter topology; integrated voltage regulator (IVR); multilevel; multiphase; multiple-output; switchedcapacitor (SC) converter; SWITCHED-CAPACITOR CONVERTER;
D O I
10.1109/OJSSCS.2023.3334228
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
With the surging demands for higher current at sub-1-V supply level in high-performance digital systems, high-efficiency and high-current-density power converters are essential for system integration. Higher voltage supply buses are emerging for high-current applications to reduce the IR losses on the power delivery networks. Thus, there is a wide voltage gap between the power bus and the digital supply rails at the point of load (PoL). Meanwhile, battery-powered portable or wearable devices favor extremely high-power-density solutions, calling for novel power conversion topologies, which have been the hottest topic in the power management IC area in the past decade. This article reviews the switched-capacitor-inductor (SCI) hybrid dc-dc buck converters from the topology "seeds" to their "leaves." Here, we define six seeds, they are: 1) three-level buck; 2) double-step down buck; 3) inductor-first buck; 4) always-dual-path buck; 5) buck-buck; and 6) multiple-output hybrid buck. We try to analyze and summarize their pros and cons, and to derive the evolution of the hybrid dc-dc converters, with milestone examples. Then, we share our observations, design intuitions, and suggestions to help the researchers and engineers to pick up and design a new SCI hybrid dc-dc converter.
引用
收藏
页码:12 / 24
页数:13
相关论文
共 76 条
  • [21] Gomes Wilfred, 2022, 2022 IEEE International Solid- State Circuits Conference (ISSCC), P42, DOI 10.1109/ISSCC42614.2022.9731673
  • [22] Han H., 2022, P IEEE S VLSI TECHN, P182
  • [23] Hardy Casey, 2023, 2023 IEEE International Solid- State Circuits Conference (ISSCC), P182, DOI 10.1109/ISSCC42615.2023.10067315
  • [24] Hardy C., 2023, P IEEE INT SOL STAT, P190
  • [25] Hardy C, 2019, ISSCC DIG TECH PAP I, V62, P150, DOI 10.1109/ISSCC.2019.8662432
  • [26] Always-Dual-Path Hybrid DC-DC Converter Achieving High Efficiency at Around 2:1 Step-Down Ratio
    Hata, Katsuhiro
    Jiang, Yang
    Law, Man-Kay
    Takamiya, Makoto
    [J]. 2021 THIRTY-SIXTH ANNUAL IEEE APPLIED POWER ELECTRONICS CONFERENCE AND EXPOSITION (APEC 2021), 2021, : 1302 - 1307
  • [27] Hata K, 2020, APPL POWER ELECT CO, P2279, DOI [10.1109/APEC39645.2020.9124077, 10.1109/apec39645.2020.9124077]
  • [28] Hu Tingxu, 2023, 2023 IEEE International Solid- State Circuits Conference (ISSCC), P184, DOI 10.1109/ISSCC42615.2023.10067463
  • [29] A 12-to-1 Flying Capacitor Cross-Connected Buck Converter With Inserted D > 0.5 Control for Fast Transient Response
    Hu, Tingxu
    Huang, Mo
    Martins, Rui P. P.
    Lu, Yan
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2023, 58 (11) : 3207 - 3218
  • [30] A Single-Inductor 4-Output SoC with Dynamic Droop Allocation and Adaptive Clocking for Enhanced Performance and Energy Efficiency in 65nm CMOS
    Huang, Chi-Hsiang
    Sun, Xun
    Chen, Yidong
    Pamula, Rajesh
    Mandal, Arindam
    Sathe, Visvesh
    [J]. 2021 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE (ISSCC), 2021, 64 : 416 - +