SER-Tvpack: An SER estimation-based clustering method for SRAM-based FPGAs

被引：0
作者：
机构：
[1] College of Information Science and Engineering, Hunan University, Changsha
[2] State Key Laboratory of Computer Architecture, Institute of Computing Technology, Chinese Academy of Sciences, Beijing
来源：
Kuang, Jishun | 1764年 / Science Press卷 / 51期
关键词：
Clustering; Reliability; Single event upset (SEU); Soft error rate (SER); SRAM-based FPGA;
D O I：
10.7544/issn1000-1239.2014.20120970
中图分类号：
学科分类号：
摘要：
With the widely use of SRAM-based FPGA (SFPGA) in various fields, reliability becomes increasingly an important concern in SFPGAs. We propose an SER (soft error rate) estimation-based clustering method, namely SER-Tvpack, by adding SER as a reliability factor to the cost function. Combining EPP (error propagation probability) and estimated NER (node error rate) by using the existing ISPL metric, which has been shown to predict every post-placement wirelength accurately, we can estimate the NER factor and get the estimated SER in the clustering stage. According to the fact that the SER of inter-CLBs nets is much higher than that inside CLBs, SER-Tvpack reduces the soft fault rate (SFR) by the means of absorbing high SER nets into the CLBs as much as possible and leaving the low SER nets out of the CLBs. Experimental results show that the proposed SER-Tvpack reduces SFR by 14.5% compared with the baseline T-Vpack, while the previous F-Tvpack reduces SFR by 4.11%. Furthermore, it achieves better performance for reducing the critical path delay by 2.31% in comparison with F-Tvpack, with only 0.04% area overhead increase.
引用
收藏
页码：1764 / 1772
页数：8
相关论文
共 20 条
  • [11] Marvin T., Lemieux G., Logic block clustering of large designs for channel-width constrained FPGAs, pp. 726-731, (2005)
  • [12] Singh A., Parthasarathy G., Marek-Sadowska M., Efficient circuit clustering for area and power reduction in FPGAs, 7, 4, pp. 643-663, (2002)
  • [13] Hu Y., Wang L., Tang P., Et al., A routability driven packing algorithm for FPGA, Journal of Computer-Aided Design & Computer Graphics, 19, 1, pp. 108-113, (2007)
  • [14] Liu Y., Universal FPGA packing algorithm of timing optimization, Journal of Computer Engineering, 38, 2, pp. 245-247, (2012)
  • [15] ABC: A system for sequential synthesis and verification
  • [16] Cong J., Minkovich K., LUT-based FPGA technology mapping for reliability, pp. 517-522, (2010)
  • [17] Betz V., Rose J., VPR: A new packing, placement and routing tool for FPGA research, pp. 213-222, (1997)
  • [18] Chapman K., Jones L., SEU strategies for Virtex-5 devices
  • [19] Zarandi H.R., Mathew J., Et al., SEU-mitigation placement and routing algorithms and their impact in SRAM-based FPGAs, pp. 380-385, (2007)
  • [20] Pandit A., Akoglu A., Net length based routability driven packing, pp. 225-230, (2007)
12