SER-Tvpack: An SER estimation-based clustering method for SRAM-based FPGAs

被引：0
作者：
机构：
[1] College of Information Science and Engineering, Hunan University, Changsha
[2] State Key Laboratory of Computer Architecture, Institute of Computing Technology, Chinese Academy of Sciences, Beijing
来源：
Kuang, Jishun | 1764年 / Science Press卷 / 51期
关键词：
Clustering; Reliability; Single event upset (SEU); Soft error rate (SER); SRAM-based FPGA;
D O I：
10.7544/issn1000-1239.2014.20120970
中图分类号：
学科分类号：
摘要：
With the widely use of SRAM-based FPGA (SFPGA) in various fields, reliability becomes increasingly an important concern in SFPGAs. We propose an SER (soft error rate) estimation-based clustering method, namely SER-Tvpack, by adding SER as a reliability factor to the cost function. Combining EPP (error propagation probability) and estimated NER (node error rate) by using the existing ISPL metric, which has been shown to predict every post-placement wirelength accurately, we can estimate the NER factor and get the estimated SER in the clustering stage. According to the fact that the SER of inter-CLBs nets is much higher than that inside CLBs, SER-Tvpack reduces the soft fault rate (SFR) by the means of absorbing high SER nets into the CLBs as much as possible and leaving the low SER nets out of the CLBs. Experimental results show that the proposed SER-Tvpack reduces SFR by 14.5% compared with the baseline T-Vpack, while the previous F-Tvpack reduces SFR by 4.11%. Furthermore, it achieves better performance for reducing the critical path delay by 2.31% in comparison with F-Tvpack, with only 0.04% area overhead increase.
引用
收藏
页码：1764 / 1772
页数：8
相关论文
共 20 条
  • [1] Edition-Executive Summary, pp. 25-28, (2007)
  • [2] Karlsson J., Johansson R., Et al., Using heavy-ion radiation to validate fault handling mechanisms, IEEE Micro, 14, 1, pp. 8-23, (1994)
  • [3] Graham P., Patterson C., Et al., Consequences and categories of SRAM FPGA configuration SEUs, pp. 1-11, (2003)
  • [4] Asadi H., Tahoori M.B., Analytical techniques for soft error rate modeling and mitigation of FPGA-based designs, 15, 12, pp. 1320-1331, (2007)
  • [5] Bahramnejad S., Zarandi H.R., Mitigation of soft errors in SRAM-based FPGAs using CAD tools, Journal of Computers and Electrical Engineering, 37, 6, pp. 1019-1031, (2011)
  • [6] Jose M., Hu Y., Majumdar R., On power and fault-tolerance optimization in FPGA physical synthesis, pp. 224-229, (2010)
  • [7] Pandit A., Akoglu A., Wire-length prediction for FPGAs, pp. 749-752, (2007)
  • [8] Huang K., Hu Y., Li X., Cross-layer Optimized Placement and Routing for FPGA Soft Error Mitigation, pp. 58-63, (2011)
  • [9] Marquardt A., Betz V., Rose J., Using cluster-based logic blocks and timing-driven packing to improve FPGA speed and density, pp. 37-46, (1999)
  • [10] Betz V., Rose J., Cluster-based logic blocks for FPGAs: Area-efficiency vs. input sharing and size, pp. 551-554, (1997)
12