共 50 条
[42]
Implementation of an extended simulator for the HF channel on a multi-DSP board
[J].
SEVENTH INTERNATIONAL CONFERENCE ON HF RADIO SYSTEMS AND TECHNIQUES,
1997, (441)
:373-377
[43]
Multi-DSP Implementation of a H. 264/SVC Decoder
[J].
2013 IEEE 17TH INTERNATIONAL SYMPOSIUM ON CONSUMER ELECTRONICS (ISCE),
2013,
:145-+
[46]
Research on software radio model and trial-platform based on multi-DSP parallel algorithms
[J].
DCABES 2001 PROCEEDINGS,
2001,
:126-130
[47]
Implementation architecture of signal processing in pulse Doppler radar system based on FPGA
[J].
JOURNAL OF ENGINEERING-JOE,
2019, 2019 (21)
:7335-7338
[48]
Optimization algorithm for scheduling problem on a multi-DSP system
[J].
Denki Gakkai Ronbunshi C Denshi Joho Shisutemu Bumonshi,
4 (597)
[49]
Parallel processing for a DSP application using FPGA
[J].
2006 IEEE 24TH CONVENTION OF ELECTRICAL & ELECTRONICS ENGINEERS IN ISRAEL,
2006,
:393-+
[50]
Design of a parallel processing system based on DSP
[J].
ICEMI 2005: Conference Proceedings of the Seventh International Conference on Electronic Measurement & Instruments, Vol 7,
2005,
:674-677