Supremum of idle routers on 2d-mesh with dimension-order routing

被引：0

作者：

Chen, Juan ^{[1
]}

Zhou, Wenhao ^{[1
]}

Ben, Chi ^{[1
]}

机构：

[1] State Key Laboratory of High Performance Computing, National University of Defense Technology, Changsha

来源：

Journal of Computational Information Systems | 2014年 / 10卷 / 22期

基金：

中国国家自然科学基金;

关键词：

2d-mesh; Dimension-order routing; Supercomputer interconnection networks; Supremum of the number of idle routers;

D O I：

10.12733/jcis13134

中图分类号：

学科分类号：

摘要：

Routers are one of the major components in supercomputer interconnection networks, which has great influence on the performance and energy consumption in the supercomputer interconnection networks. Given a network topology and routing rule, different resource allocation strategies bring about the different numbers of idle routers. A key theoretical question we are concerned about is the maximum number of idle routers, i.e., the supremum of the number of idle routers. This problem is equivalent to finding the minimum number of used routers. We enumerate the minimum number of used routers for all the possible job scales on a 4 × 4, 5 × 5, 6 × 6, ⋯, 10 × 10 2d-mesh networks. Based on the above enumeration results, we propose and prove the theorem of supremum of idle routers on 2d-mesh with dimension-order routing. This solution of supremum can provide us theoretical instructions for corresponding router algorithms. Copyright © 2014 Binary Information Press.

引用

页码：9897 / 9906

页数：9

共 7 条

[1] Abts D., Marty M.R., Wells P.M., Klausler P., Liu H., Energy proportional datacenter networks, Proceedings of the 37th Annual International Symposium on Computer Architecture, ISCA'10, pp. 338-347, (2010)
[2] Chou C.-L., Ogras U.Y., Marculescu R., Energy- and performance-aware incremental mapping for networks on chip with multiple voltage levels, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 27, 10, pp. 1866-1879, (2008)
[3] Dally W., Towles B., em Principles and Practices of Interconnection Networks, (2003)
[4] Duato J., Yalamanchili S., Lionel N., Interconnection Networks: An Engineering Approach, (2002)
[5] Kogge P.M., Architectural challenges at the exascale frontier (invited talk), Simulating the Future: Using One Million Cores and Beyond, (2008)
[6] Samih A., Wang R., Krishna A., Maciocco C., Tai C., Solihin Y., Energy-efficient interconnect via router parking, Proceedings of the 2013 IEEE 19th International Symposium on High Performance Computer Architecture (HPCA), HPCA'13, pp. 508-519, (2013)
[7] Zhao H., Surname F.C., Source routing scheme with load balance ability for network on chip, Journal of Computational Information Systems, 8, 2, pp. 809-817, (2012)

← 1 →