Digital phase-locked multi-frequency subdivision system for photoelectric encoders

被引：0
|
作者：
Yu H. [1 ,2 ]
Wan Q.-H. [1 ]
She R.-H. [1 ]
机构：
[1] Changchun Institute of Optics, Fine Mechanics and Physics, Chinese Academy of Sciences
[2] Graduate University of Chinese Academy of Sciences
来源：
Guangxue Jingmi Gongcheng/Optics and Precision Engineering | 2011年 / 19卷 / 7 SUPPL.期
关键词：
CPLD; Direct Digital Synthesizer(DDS); Phase-locked and double frequency; Photoelectric encoder; Subdivision of encoder;
D O I：
10.3788/OPE.20111913.0279
中图分类号：
学科分类号：
摘要：
To achieve high subdivision for a photoelectrical encoder, a Direct Digital Synthesizer(DDS) based phase-locked frequency multiplication system is designed. Firstly, through the frequency discriminator, a count detection is made for the original signal, and then calculates the word frequency and inputs it to the DDS to produce a double frequency signal; Secondly, the DDS output signal is fed back to the discriminator via the counter and divided by N for comparison with the original signal, calculates the results of the phase detector to get the word phase. Finally, the word frequency is adjusted by the word phase to make the new signal phase lock with the original signal, and achieve a double frequency. Experimental results demonstrate that the system can achieve a 32768 times subdivision of the encoder signals. The system has the advantages of high locking speed, strong anti-interference ability, low output noise and a high clock multiplier factor. It can be used for subdivision of high-precision photoelectric encoders.
引用
收藏
页码：279 / 285
页数：6
相关论文
共 17 条
  • [1] Dong L.L., Xiong J.W., Development of photoelectric tetary encoder, Opt. Precision Eng., 8, 2, pp. 198-202, (2000)
  • [2] Ye S.X., Optoelectronic Displacement Precision Measurement Technology, (2003)
  • [3] Jin X.P., Liu X.Y., Study on a novel division theory of phase-lock multi-frequency and phase-demodulation, Instrument Technique and Sensor, pp. 33-34, (1999)
  • [4] Pan S., Huang J.Y., EDA Technology and VHDL, (2007)
  • [5] Li M., Zang F.X., VHF DDS based on FPGA, Computer, 27, 2, pp. 13-15, (2011)
  • [6] Li J., Shi S.S., Design of PLL frequency synthesizer based on DDS, Modern Electronic Technology, 262, 23, pp. 74-76, (2007)
  • [7] Best R.E., Phase-locked Loops: Design, Simulation, and Applications, (2007)
  • [8] Gao L., Xiao P.C., Zhang R.F., Design of digital phase locked loop based on FPGA, Instrumentation Technology, 2, pp. 35-38, (2011)
  • [9] Cao T.Z., Direct digital frequency synthesizer, Detection and Localization, 1, pp. 27-31, (2005)
  • [10] Xu G.D., Tao A.L., Xu S.M., Et al., Design and implementation of DDS function generator based on FPGA, Information Technology, 39, 5, pp. 91-94, (2010)
12