Abnormal disturbance mechanism of sub-100 nm NAND flash memory

被引：0
|
作者：
F Device D1 Team, Flash Division, Hynix Semiconductor Inc., San 136-1 Ami-ri Bubal-eub, Ichon-si, Kyoungki-do 467-701, Korea, Republic of [1 ]
机构：
来源：
Jpn J Appl Phys Part 1 Regul Pap Short Note Rev Pap | / 8 A卷 / 6210-6215期
关键词：
Abnormal disturbance mechanism - Gate induced drain leakage (GIDL) - Program disturbance - Source select line (SSL);
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [41] Sub-100 nm structures by neutral atom lithography
    Schulze, Th.
    Brezger, B.
    Schmidt, P.O.
    Mertens, R.
    Bell, A.S.
    Pfau, T.
    Mlynek, J.
    Microelectronic Engineering, 1999, 46 (01): : 105 - 108
  • [42] Hardmask technology for sub-100 nm lithographic imaging
    Babich, K
    Mahorowala, AP
    Medeiros, DR
    Pfeiffer, D
    Petrillo, K
    Angelopoulos, M
    Grill, A
    Patel, VV
    ADVANCES IN RESIST TECHNOLOGY AND PROCESSING XX, PTS 1 AND 2, 2003, 5039 : 152 - 165
  • [43] Deep Understanding of Retention Characteristics in Various Conditions in Sub 20-nm NAND Flash Memory
    Lee, Kyunghwan
    Kang, Myounggon
    Shin, Hyungcheol
    JOURNAL OF NANOSCIENCE AND NANOTECHNOLOGY, 2017, 17 (05) : 3155 - 3159
  • [44] Device Considerations of Planar NAND Flash Memory for Extending towards Sub-20nm Regime
    Park, Youngwoo
    Lee, Jaeduk
    2013 5TH IEEE INTERNATIONAL MEMORY WORKSHOP (IMW), 2013, : 1 - 4
  • [45] On the mechanism of annealing effect in electrical resistivity of sub-100 nm Ag (1% W) films
    Glickman, E
    Inberg, A
    Bogush, V
    Aviram, G
    Croitoru, N
    Shacham-Diamand, Y
    MICROELECTRONIC ENGINEERING, 2004, 76 (1-4) : 182 - 189
  • [46] JOM: A Joint Operation Mechanism for NAND Flash Memory
    Wu, Chin-Hsien
    Chen, Syuan-An
    ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS, 2016, 15 (04)
  • [47] Recording head metrology at sub-100 nm device dimensions
    Gokemeijer, NJ
    Clinton, TW
    Crawford, TM
    Johnson, M
    JOURNAL OF APPLIED PHYSICS, 2005, 97 (08)
  • [48] Challenges for Analog Circuits in sub-100 nm CMOS Nodes
    Landgraf, Bernd
    2015 22ND INTERNATIONAL CONFERENCE MIXED DESIGN OF INTEGRATED CIRCUITS & SYSTEMS (MIXDES), 2015, : 161 - 164
  • [49] Technology for sub-50nm DRAM and NAND flash manufacturing
    Kim, K
    IEEE INTERNATIONAL ELECTRON DEVICES MEETING 2005, TECHNICAL DIGEST, 2005, : 333 - 336
  • [50] Sub-100 nm Patterning of supported bilayers by nanoshaving lithography
    Shi, Jinjun
    Chen, Jixin
    Cremer, Paul S.
    JOURNAL OF THE AMERICAN CHEMICAL SOCIETY, 2008, 130 (09) : 2718 - +
12345