Abnormal disturbance mechanism of sub-100 nm NAND flash memory

被引：0
|
作者：
F Device D1 Team, Flash Division, Hynix Semiconductor Inc., San 136-1 Ami-ri Bubal-eub, Ichon-si, Kyoungki-do 467-701, Korea, Republic of [1 ]
机构：
来源：
Jpn J Appl Phys Part 1 Regul Pap Short Note Rev Pap | / 8 A卷 / 6210-6215期
关键词：
Abnormal disturbance mechanism - Gate induced drain leakage (GIDL) - Program disturbance - Source select line (SSL);
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [1] Abnormal disturbance mechanism of sub-100 nm NAND flash memory
    Joo, Seok Jin
    Yang, Hea Jong
    Noh, Keum Hwan
    Lee, Hee Gee
    Woo, Won Sik
    Lee, Joo Yeop
    Lee, Min Kyu
    Choi, Won Yol
    Hwang, Kyoung Pil
    Kim, Hyoung Seok
    Sim, Sa Yong
    Kim, Sook Kyoung
    Chang, Hee Hyoun
    Bae, Gi Hyoun
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS, 2006, 45 (8A): : 6210 - 6215
  • [2] Data retention characteristics of sub-100 nm NAND flash memory cells
    Lee, JD
    Choi, JH
    Park, D
    Kim, K
    IEEE ELECTRON DEVICE LETTERS, 2003, 24 (12) : 748 - 750
  • [3] Analysis of read disturbance mechanism in retention of sub-20 nm NAND flash memory
    Kang, Duckseoung
    Lee, Kyunghwan
    Kwon, Sangjin
    Kim, Shinhyung
    Hwang, Yuchul
    Shin, Hyungcheol
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2015, 54 (04)
  • [4] Accurate Lifetime Estimation of Sub-20-nm NAND Flash Memory
    Lee, Kyunghwan
    Kang, Myounggon
    Hwang, Yuchul
    Shin, Hyungcheol
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2016, 63 (02) : 659 - 667
  • [5] Flash memory device with 'I' shape floating gate for sub-70 nm NAND flash memory
    Jung, Sang-Goo
    Lee, Jong-Ho
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 2-LETTERS & EXPRESS LETTERS, 2006, 45 (42-45): : L1200 - L1202
  • [6] Flash memory device with 'I' shape floating gate for sub-70 nm NAND flash memory
    Jung, Sang-Goo
    Lee, Jong-Ho
    Japanese Journal of Applied Physics, Part 2: Letters, 2006, 45 (42-45):
  • [7] Separation of Corner Component in TAT Mechanism in Retention Characteristics of Sub 20-nm NAND Flash Memory
    Lee, Kyunghwan
    Kang, Myounggon
    Seo, Seongjun
    Kang, Duckseoung
    Li, Dong Hua
    Hwang, Yuchul
    Shin, Hyungcheol
    IEEE ELECTRON DEVICE LETTERS, 2014, 35 (01) : 51 - 53
  • [8] Modelling of the Threshold Voltage Distributions of Sub-20nm NAND Flash Memory
    Parnell, Thomas
    Papandreou, Nikolaos
    Mittelholzer, Thomas
    Pozidis, Haralampos
    2014 IEEE GLOBAL COMMUNICATIONS CONFERENCE (GLOBECOM 2014), 2014, : 2351 - 2356
  • [9] Investigation of Retention Characteristics for Trap-Assisted Tunneling Mechanism in Sub 20-nm NAND Flash Memory
    Lee, Kyunghwan
    Shin, Hyungcheol
    IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2017, 17 (04) : 758 - 762
  • [10] Industry confronts sub-100 nm challenges
    Peters, Laura
    Semiconductor International, 2003, 26 (01) : 42 - 48
12345