共 50 条
- [22] Low-Power Digital Part Design for a LF RFID tag in a Double-Poly 180 nm CMOS Process PROCEEDINGS OF THE 2021 IEEE CONFERENCE OF RUSSIAN YOUNG RESEARCHERS IN ELECTRICAL AND ELECTRONIC ENGINEERING (ELCONRUS), 2021, : 150 - 153
- [25] A Low Power 180 nm CMOS Power Amplifier with 47% PAE for NB IoT Application 2019 4TH IEEE INTERNATIONAL CIRCUITS AND SYSTEMS SYMPOSIUM (ICSYS), 2019,
- [26] A low power GPS/Galileo/GLONASS receiver in 65nm CMOS 2013 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2013, : 241 - 244
- [28] A 131.5-137.5 GHz Low-Power Sub-Harmonic Receiver Using a 65-nm CMOS Technology IEEE ACCESS, 2024, 12 : 92787 - 92796
- [29] A Sourceless Low-Power mmW Receiver Architecture Using Self-Oscillating Mixer Array in 65-nm CMOS 2018 IEEE WIRELESS POWER TRANSFER CONFERENCE (WPTC), 2018,