Simulation-based ATPG for low power testing of crosstalk delay faults in asynchronous circuits

被引：0
|
作者：
机构：
[1] Jayanthy, S.
[2] Bhuvaneswari, M.C.
[3] Prabhu, M.
来源：
Jayanthy, S. (sjayanthyabi@gmail.com) | 1600年 / Inderscience Enterprises Ltd., Editorial Office, P O Box 735, Olney, Bucks., MK46 5WB, MK46 5WB, United Kingdom卷 / 48期
关键词：
Automatic test pattern generation - Crosstalk - Electric power utilization - Electron transitions - Low power electronics - Redundancy - Switching circuits;
D O I：
10.1504/IJCAT.2013.056920
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [41] Test method based on neural network for crosstalk faults in digital circuits
    Pan Zhongliang
    Chen Ling
    Zhang Guangzhao
    FIFTH INTERNATIONAL SYMPOSIUM ON INSTRUMENTATION SCIENCE AND TECHNOLOGY, 2009, 7133
  • [42] Test Generation for Crosstalk-Induced Delay Faults in VLSI Circuits UsingModified FAN Algorithm
    Jayanthy, S.
    Bhuvaneswari, M. C.
    Sujitha, Keesarapalli
    VLSI DESIGN, 2012,
  • [43] On reducing the target fault list of crosstalk-induced delay faults in synchronous sequential circuits
    Keller, KJ
    Takahashi, H
    Saluja, KK
    Takamatsu, Y
    INTERNATIONAL TEST CONFERENCE 2001, PROCEEDINGS, 2001, : 568 - 577
  • [44] A power estimation methodology for QDI asynchronous circuits based on high-level simulation
    Niknahad, Mahtab
    Ghavami, Behnam
    Najibi, Mehrdad
    Pedram, Hossein
    IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, PROCEEDINGS: EMERGING VLSI TECHNOLOGIES AND ARCHITECTURES, 2007, : 471 - +
  • [45] Simulation-based power estimation for low-power designs: A fractal approach
    Radjassamy, R
    Carothers, JD
    SIMULATION, 1999, 72 (05) : 320 - 326
  • [46] Low power bus encoding with crosstalk delay elimination
    Lyuh, CG
    Kim, T
    15TH ANNUAL IEEE INTERNATIONAL ASIC/SOC CONFERENCE, PROCEEDINGS, 2002, : 389 - 393
  • [47] Fault simulation method for crosstalk faults in clock-delayed domino CMOS circuits
    Shimizu, K
    Takamura, M
    Shirai, T
    Itazaki, N
    Kinoshita, K
    FIRST IEEE INTERNATION WORKSHOP ON ELECTRONIC DESIGN, TEST AND APPLICATIONS, PROCEEDINGS, 2002, : 92 - 96
  • [48] A testing scheme for crosstalk faults based on the oscillation test signal
    Wu, MS
    Lee, CL
    Chang, CP
    Chen, JE
    PROCEEDINGS OF THE 11TH ASIAN TEST SYMPOSIUM (ATS 02), 2002, : 170 - 175
  • [49] Improving timing-independent testing of crosstalk using realistic assumptions on delay faults
    Irajpour, Shahdad
    Gupta, Sandeep K.
    Breuer, Melvin A.
    PROCEEDINGS OF THE 16TH ASIAN TEST SYMPOSIUM, 2007, : 57 - 64
  • [50] Combining multi-valued logics in SAT-based ATPG for Path Delay Faults
    Eggersgluess, Stephan
    Fey, Goerschwin
    Drechsler, Rolf
    Glowatz, Andreas
    Hapke, Friedrich
    Schloeffel, Juergen
    MEMOCODE'07: FIFTH ACM & IEEE INTERNATIONAL CONFERENCE ON FORMAL METHODS AND MODELS FOR CO-DESIGN, PROCEEDINGS, 2007, : 181 - +
12345