Simulation-based ATPG for low power testing of crosstalk delay faults in asynchronous circuits

被引：0
|
作者：
机构：
[1] Jayanthy, S.
[2] Bhuvaneswari, M.C.
[3] Prabhu, M.
来源：
Jayanthy, S. (sjayanthyabi@gmail.com) | 1600年 / Inderscience Enterprises Ltd., Editorial Office, P O Box 735, Olney, Bucks., MK46 5WB, MK46 5WB, United Kingdom卷 / 48期
关键词：
Automatic test pattern generation - Crosstalk - Electric power utilization - Electron transitions - Low power electronics - Redundancy - Switching circuits;
D O I：
10.1504/IJCAT.2013.056920
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [31] A pseudo delay-insensitive timing model to synthesising low-power asynchronous circuits
    Garnica, O
    Lanchares, J
    Hermida, R
    DESIGN, AUTOMATION AND TEST IN EUROPE, CONFERENCE AND EXHIBITION 2001, PROCEEDINGS, 2001, : 810 - 810
  • [32] Effective safety property checking using simulation-based sequential ATPG
    Sheng, S
    Takayama, K
    Hsiao, MS
    39TH DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2002, 2002, : 813 - 818
  • [33] An ILP Based ATPG Technique for Multiple Aggressor Crosstalk Faults Considering the Effects of Gate Delays
    Ganeshipure, Kunal
    Kundu, Sandip
    22ND INTERNATIONAL CONFERENCE ON VLSI DESIGN HELD JOINTLY WITH 8TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS, PROCEEDINGS, 2009, : 233 - 238
  • [34] Simulation-based approach for avoiding external faults
    Akhtar, Naveed
    Kuestenmacher, Anastassia
    Ploeger, Paul G.
    Lakemeyer, Gerhard
    2013 16TH INTERNATIONAL CONFERENCE ON ADVANCED ROBOTICS (ICAR), 2013,
  • [35] Simulation-based requirements testing
    Myers, D
    Vincent, N
    O'Loughlin, K
    Marks, D
    Snyder, C
    White, KP
    Fairbrother, R
    Terry, W
    2003 IEEE SYSTEMS & INFORMATION ENGINEERING DESIGN SYMPOSIUM, 2003, : 189 - 194
  • [36] Diagnosis of single gate delay faults in combinational circuits using delay fault simulation
    Takahashi, H
    Boateng, KO
    Takamatsu, S
    SEVENTH ASIAN TEST SYMPOSIUM (ATS'98), PROCEEDINGS, 1998, : 108 - 112
  • [37] Simulation-based low-level optimization tool for analog integrated circuits
    Doménech-Asensi, G
    López-Alcantud, JA
    Merino, RR
    VLSI CIRCUITS AND SYSTEMS II, PTS 1 AND 2, 2005, 5837 : 685 - 692
  • [38] Reconfigurable latch controllers for low power asynchronous circuits
    Lewis, M
    Garside, J
    Brackenbury, L
    FIFTH INTERNATIONAL SYMPOSIUM ON ADVANCED RESEARCH IN ASYNCHRONOUS CIRCUITS AND SYSTEMS - PROCEEDINGS, 1999, : 27 - 35
  • [39] Test pattern generation with low power for delay faults in digital circuits by evolution method with hybrid strategies
    Pan, Zhongliang
    Chen, Ling
    Chen, Yihui
    Open Electrical and Electronic Engineering Journal, 2014, 8 (01): : 77 - 83
  • [40] Simulation-Based Reflection in a Digital Circuits Course
    Dickerson, Samuel J.
    Clark, Renee M.
    Computers in Education Journal, 2021, 13 (03):
12345