Simulation-based ATPG for low power testing of crosstalk delay faults in asynchronous circuits

被引：0
|
作者：
机构：
[1] Jayanthy, S.
[2] Bhuvaneswari, M.C.
[3] Prabhu, M.
来源：
Jayanthy, S. (sjayanthyabi@gmail.com) | 1600年 / Inderscience Enterprises Ltd., Editorial Office, P O Box 735, Olney, Bucks., MK46 5WB, MK46 5WB, United Kingdom卷 / 48期
关键词：
Automatic test pattern generation - Crosstalk - Electric power utilization - Electron transitions - Low power electronics - Redundancy - Switching circuits;
D O I：
10.1504/IJCAT.2013.056920
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [21] A fault simulation method for crosstalk faults in synchronous sequential circuits
    Itazaki, N
    Idomoto, Y
    Kinoshita, K
    IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 1997, E80D (01) : 38 - 43
  • [22] Diagnosis of Faults in Template-Based Asynchronous Circuits
    Ghavami, Behnam
    Zarandi, Hamid-Reza
    Salarpour, Arezoo
    Pedram, Hossein
    2009 INTERNATIONAL SYMPOSIUM ON SYSTEM-ON-CHIP PROCEEDINGS, 2009, : 38 - +
  • [23] Diagnosis of Faults in Template-Based Asynchronous Circuits
    Jahromi, Mohammad Moeini
    Ghavami, Behnam
    TENCON 2009 - 2009 IEEE REGION 10 CONFERENCE, VOLS 1-4, 2009, : 316 - +
  • [24] Partial-scan delay fault testing of asynchronous circuits
    Kishinevsky, M
    Kondratyev, A
    Lavagno, L
    Saldanha, A
    Taubin, A
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1998, 17 (11) : 1184 - 1199
  • [25] Event-centric simulation of crosstalk pulse faults in sequential circuits
    Phadoongsidhi, M
    Saluja, KK
    21ST INTERNATIONAL CONFERENCE ON COMPUTER DESIGN, PROCEEDINGS, 2003, : 42 - 47
  • [26] On the Influence of Boolean Encodings in SAT-based ATPG for Path Delay Faults
    Eggersgluess, Stephan
    Drechsler, Rolf
    38TH INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC (ISMVL 2008), 2008, : 94 - 99
  • [27] Methods for testing path delay and static faults in RSFQ circuits
    Li, Mingye
    Wang, Fangzhou
    Gupta, Sandeep
    2022 IEEE 40TH VLSI TEST SYMPOSIUM (VTS), 2022,
  • [28] A Simulation-Based Metric to Guide Glitch Power Reduction in Digital Circuits
    Bathla, Shivani
    Rao, Rahul M.
    Chandrachoodan, Nitin
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2019, 27 (02) : 376 - 386
  • [29] SCINDY: Logic crosstalk delay fault simulation in sequential circuits
    Phadoongsidhi, M
    Saluja, KK
    18TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS: POWER AWARE DESIGN OF VLSI SYSTEMS, 2005, : 820 - 823
  • [30] The Tangram framework - Asynchronous circuits for low power
    Kessels, J
    Peeters, A
    PROCEEDINGS OF THE ASP-DAC 2001: ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 2001, 2001, : 255 - 260
12345