VLSI implementation of QC-LDPC decoder using optimized TDMP algorithm

被引：0
|
作者：
Bao, Dan [1 ]
Xiang, Bo [1 ]
Shen, Rui [1 ]
Chen, Yun [1 ]
Zeng, Xiaoyang [1 ]
机构：
[1] State Key Laboratory of ASIC and System, Fudan University, Shanghai 201203, China
来源：
Jisuanji Yanjiu yu Fazhan/Computer Research and Development | 2009年 / 46卷 / 02期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：338 / 344
相关论文
共 50 条
  • [31] Rapid Design and Prototyping of a Reconfigurable Decoder Architecture for QC-LDPC Codes
    Murugappa, Purushotham
    Lapotre, Vianney
    Baghdadi, Amer
    Jezequel, Michel
    RAPID SYSTEM PROTOTYPING: SHORTENING THE PATH FROM SPECIFICATION TO PROTOTYPE (RSP 2013), 2013, : 87 - 93
  • [32] A Layered QC-LDPC Decoder Architecture for High Speed Communication System
    Sham, Chiu-Wing
    Chen, Xu
    Tam, Wai M.
    Zhao, Yue
    Lau, Francis C. M.
    2012 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS), 2012, : 475 - 478
  • [33] Low Power QC-LDPC Decoder Based on Token Ring Architecture
    Kuc, Mateusz
    Sulek, Wojciech
    Kania, Dariusz
    ENERGIES, 2020, 13 (23)
  • [34] A High-Throughput QC-LDPC Decoder for Near Earth Application
    Li, Shixian
    Zhang, Qichen
    Chen, Yun
    Zeng, Xiaoyang
    2018 IEEE 23RD INTERNATIONAL CONFERENCE ON DIGITAL SIGNAL PROCESSING (DSP), 2018,
  • [35] A 2.0 Gb/s Throughput Decoder for QC-LDPC Convolutional Codes
    Sham, Chiu-Wing
    Chen, Xu
    Lau, Francis C. M.
    Zhao, Yue
    Tam, Wai M.
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2013, 60 (07) : 1857 - 1869
  • [36] A memory efficient parallel layered QC-LDPC decoder for CMMB systems
    Li, Jiangpeng
    Ma, Jun
    He, Guanghui
    INTEGRATION-THE VLSI JOURNAL, 2013, 46 (04) : 359 - 368
  • [37] A 2.48Gb/s FPGA-based QC-LDPC Decoder: An Algorithmic Compiler Implementation
    Mhaske, Swapnil
    Uliana, David
    Kee, Hojin
    Ly, Tai
    Aziz, Ahsan
    Spasojevic, Predrag
    2015 36TH IEEE SARNOFF SYMPOSIUM, 2015, : 88 - 93
  • [38] Design of high-Throughput QC-LDPC Decoder for WiMAX standard
    Heidari, Tahere
    Jannesari, Abumoslem
    2013 21ST IRANIAN CONFERENCE ON ELECTRICAL ENGINEERING (ICEE), 2013,
  • [39] An Optimized VLSI Implementation of an IEEE 802.11n/ac/ax LDPC Decoder
    Usman, Saleh
    Mansour, Mohammad M.
    2020 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2020,
  • [40] An efficient multi-standard QC-LDPC decoder based on the row-layered decoding algorithm
    Guo, Song
    Dou, Yong
    Lei, Yuanwu
    Li, Rongchun
    Li, Yu
    IEICE ELECTRONICS EXPRESS, 2015, 12 (13):
12345