VLSI implementation of QC-LDPC decoder using optimized TDMP algorithm

被引：0
|
作者：
Bao, Dan [1 ]
Xiang, Bo [1 ]
Shen, Rui [1 ]
Chen, Yun [1 ]
Zeng, Xiaoyang [1 ]
机构：
[1] State Key Laboratory of ASIC and System, Fudan University, Shanghai 201203, China
来源：
Jisuanji Yanjiu yu Fazhan/Computer Research and Development | 2009年 / 46卷 / 02期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：338 / 344
相关论文
共 50 条
  • [21] Template-Based QC-LDPC Decoder Architecture Generation
    Boncalo, Oana
    Mihancea, Petru Florin
    Amaricai, Alexandru
    2015 10TH INTERNATIONAL CONFERENCE ON INFORMATION, COMMUNICATIONS AND SIGNAL PROCESSING (ICICS), 2015,
  • [22] Design and Implementation of a Universal QC-LDPC Encoder
    Yi, Qian
    Jing, Han
    FUZZY SYSTEMS AND DATA MINING II, 2016, 293 : 306 - 311
  • [23] High-throughput DOCSIS Upstream QC-LDPC Decoder
    Wu, Michael
    Yin, Bei
    Miller, Eric
    Dick, Chris
    Cavallaro, Joseph R.
    CONFERENCE RECORD OF THE 2014 FORTY-EIGHTH ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS & COMPUTERS, 2014, : 537 - 541
  • [24] Efficient Network for Non-Binary QC-LDPC Decoder
    Zhang, Chuan
    Sha, Jin
    2012 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS 2012), 2012, : 2617 - 2620
  • [25] Ultra Low Power QC-LDPC Decoder with High Parallelism
    Cui, Ying
    Peng, Xiao
    Chen, Zhixiang
    Zhao, Xiongxin
    Lu, Yichao
    Zhou, Dajiang
    Goto, Satoshi
    2011 IEEE INTERNATIONAL SOC CONFERENCE (SOCC), 2011, : 142 - 145
  • [26] An Energy Efficient Multi-rate QC-LDPC Decoder
    Roberts, Michaelraj Kingston
    Sunny, Elizabeth
    PROCEEDINGS OF 2017 INTERNATIONAL CONFERENCE ON TECHNOLOGICAL ADVANCEMENTS IN POWER AND ENERGY (TAP ENERGY): EXPLORING ENERGY SOLUTIONS FOR AN INTELLIGENT POWER GRID, 2017,
  • [27] Performance Balanced General Decoder Design for QC-LDPC Codes Using Vivado HLS
    Wang, Bingbing
    Kang, Jing
    Zhu, Yan
    PROCEEDINGS OF 2021 IEEE 11TH INTERNATIONAL CONFERENCE ON ELECTRONICS INFORMATION AND EMERGENCY COMMUNICATION (ICEIEC 2021), 2021, : 26 - 30
  • [28] A construction algorithm with optimized shift value of circulant permutation matrix for QC-LDPC codes
    Zheng, J. (dotopala@hotmail.com), 1600, Beijing University of Posts and Telecommunications (37):
  • [29] A memory efficient partially parallel decoder architecture for QC-LDPC codes
    Wang, Zhongfeng
    Cui, Zhiqiang
    2005 39TH ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS AND COMPUTERS, VOLS 1 AND 2, 2005, : 729 - 733
  • [30] A Parallelized Layered QC-LDPC Decoder for IEEE 802.11ad
    Balatsoukas-Stimming, Alexios
    Preyss, Nicholas
    Cevrero, Alessandro
    Burg, Andreas
    Roth, Christoph
    2013 IEEE 11TH INTERNATIONAL NEW CIRCUITS AND SYSTEMS CONFERENCE (NEWCAS), 2013,
12345