Low cost quantum realization of reversible multiplier circuit

被引：67
作者：
Islam, M.S. [1 ]
Rahman, M.M. [1 ]
Begum, Z. [1 ]
Hafiz, M.Z. [1 ]
机构：
[1] Institute of Information Technology, University of Dhaka
来源：
Information Technology Journal | 2009年 / 8卷 / 02期
关键词：
Garbage outputs; Quantum cost; Reversible logic circuits; Reversible logic gates; Reversible multiplier circuit;
D O I：
10.3923/itj.2009.208.213
中图分类号：
学科分类号：
摘要：
Irreversible logic circuits dissipate heat for every bit of information that is lost. Information is lost when the input vector can not be uniquely recovered from the output vector. Theoretically reversible logic dissipates zero power since the input vector of reversible circuit can be uniquely recovered from the output vector. Reversible computation has applications in digital signal processing, low power CMOS design, DNA computing and quantum computing. This study presents an overview of the well-known reversible gates and discuss about their quantum implementation. A new PFAG gate and its quantum implementation are presented. Finally, this study proposes a novel low cost quantum realization of reversible multiplier circuit and compares its superiority with the existing counterparts. © 2009 Asian Network for Scientific Information.
引用
收藏
页码：208 / 213
页数：5
相关论文
共 16 条
  • [1] Babu H., Hasan M., Islam M.S., Islam M.R., Karim M.R., Mahmud A.A., Generalization of reversible gates to k×k gates and adaptation of minimized ESOP to reversible cascades. Dhaka Univ, J. Sci, 55, pp. 29-33, (2007)
  • [2] Bennet C.H., Logical reversibility of computation, IBM J. Res. Dev, 17, pp. 525-532, (1973)
  • [3] Feynman R., Quantum mechanical computers, Optics News, pp. 11-20, (1985)
  • [4] Fredkin E., Toffoli T., Conservative logic, Int. J. Theor. Phys, 21, pp. 219-253, (1982)
  • [5] Haghparast M., lassbi S.I., Navi K., Hashemipour O., Design of a novel reversible multiplier circuit using HNG gate in nanotechnology. World Applied, Sci, 1, 3, pp. 974-978, (2008)
  • [6] Islam M.S., Islam M.R., Karim M.R., Mahmud A.A., Hasan Babu H.M., Minimization of adder circuits and variable block carry skip logic using reversible gates, Proceedings of the 7th International Conference on Computer and Information Technology, pp. 378-383, (2004)
  • [7] Islam M.S., Islam M.R., Minimization of reversible adder circuits, Asian J. Inform. Technol, 4, pp. 1146-1151, (2005)
  • [8] Islam M.S., BSSSN: Bit string swapping sorting network for reversible logic synthesis. IBAIS Univ, J. Comput. Sci, 1, pp. 94-99, (2007)
  • [9] Keyes R.W., Landauer R., Minimal energy dissipation in logic, IBM J. Res. Dev, 14, pp. 152-157, (1970)
  • [10] Khan M.H.A., Design of full-adder with reversible gates, Proceedings of the 5th International Conference on Computer and Information Technology, (ICCIT'2002), pp. 515-519, (2002)
12