共 50 条
- [31] Analysis of the Impact of Interfacial Oxide Thickness Variation on Metal-Gate High-K Circuits PROCEEDINGS OF THE IEEE 2008 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2008, : 285 - +
- [33] Integration of high-k/metal gate stacks for CMOS application 2008 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS AND APPLICATIONS (VLSI-TSA), PROCEEDINGS OF TECHNICAL PROGRAM, 2008, : 148 - 149
- [34] CMP Solutions for the Integration of High-K Metal Gate Technologies CHEMICAL MECHANICAL POLISHING 11, 2010, 33 (10): : 77 - 89
- [35] Measurement and Analysis of Parasitic Capacitance in FinFETs with high-k dielectrics and metal-gate stack 22ND INTERNATIONAL CONFERENCE ON VLSI DESIGN HELD JOINTLY WITH 8TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS, PROCEEDINGS, 2009, : 253 - +
- [36] High-K Metal-Gate Nanowire Junctionless FinFET with Nickel Silicide by Microwave Annealing SILICON COMPATIBLE MATERIALS, PROCESSES, AND TECHNOLOGIES FOR ADVANCED INTEGRATED CIRCUITS AND EMERGING APPLICATIONS 6, 2016, 72 (04): : 239 - 242
- [38] High-K Metal-Gate PMOS FinFET Threshold Voltage Tuning with Aluminum Implantation ION IMPLANTATION TECHNOLOGY 2012, 2012, 1496 : 38 - 41
- [40] 45nm high-k/metal-gate CMOS technology for GPU/NPU applications with highest PFET performance 2007 IEEE INTERNATIONAL ELECTRON DEVICES MEETING, VOLS 1 AND 2, 2007, : 285 - 288