Process Technology - High-k Metal-Gate integration

被引:0
|
作者
Texas Instruments [1 ]
机构
关键词
D O I
10.1109/IEDM.2008.4796603
中图分类号
学科分类号
摘要
引用
收藏
相关论文
共 50 条
  • [31] Analysis of the Impact of Interfacial Oxide Thickness Variation on Metal-Gate High-K Circuits
    Cho, Minki
    Maitra, Kingsuk
    Mukhopadhyay, Saibal
    PROCEEDINGS OF THE IEEE 2008 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2008, : 285 - +
  • [32] Flat-band voltage shift in metal-gate/high-k/Si stacks
    Huang An-Ping
    Zheng Xiao-Hu
    Xiao Zhi-Song
    Yang Zhi-Chao
    Wang Mei
    Chu, Paul K.
    Yang Xiao-Dong
    CHINESE PHYSICS B, 2011, 20 (09)
  • [33] Integration of high-k/metal gate stacks for CMOS application
    Chen, D. Y.
    Lin, C. T.
    Hsu, Y. R.
    Chang, C. H.
    Wang, H. Y.
    Chiu, Y. S.
    Yu, C. H.
    2008 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS AND APPLICATIONS (VLSI-TSA), PROCEEDINGS OF TECHNICAL PROGRAM, 2008, : 148 - 149
  • [34] CMP Solutions for the Integration of High-K Metal Gate Technologies
    Dysard, J. M.
    Brusic, V.
    Feeney, P.
    Grumbine, S.
    Moeggenborg, K.
    Whitener, G.
    Ward, W. J.
    Burns, G.
    Choi, K.
    CHEMICAL MECHANICAL POLISHING 11, 2010, 33 (10): : 77 - 89
  • [35] Measurement and Analysis of Parasitic Capacitance in FinFETs with high-k dielectrics and metal-gate stack
    Dixit, Abhisek
    Bandhyopadhyay, Anirban
    Collaert, Nadine
    De Meyer, Kristin
    Jurczak, Malgorzata
    22ND INTERNATIONAL CONFERENCE ON VLSI DESIGN HELD JOINTLY WITH 8TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS, PROCEEDINGS, 2009, : 253 - +
  • [36] High-K Metal-Gate Nanowire Junctionless FinFET with Nickel Silicide by Microwave Annealing
    Tsai, Wan-Ting
    Lin, Yu-Hsien
    SILICON COMPATIBLE MATERIALS, PROCESSES, AND TECHNOLOGIES FOR ADVANCED INTEGRATED CIRCUITS AND EMERGING APPLICATIONS 6, 2016, 72 (04): : 239 - 242
  • [37] Flat-band voltage shift in metal-gate/high-k/Si stacks
    黄安平
    郑晓虎
    肖志松
    杨智超
    王玫
    朱剑豪
    杨晓东
    Chinese Physics B, 2011, 20 (09) : 389 - 399
  • [38] High-K Metal-Gate PMOS FinFET Threshold Voltage Tuning with Aluminum Implantation
    Rao, K. V.
    Ngai, T.
    Hobbs, C.
    Rodgers, M.
    Vivekanand, S.
    Chavva, V.
    Khaja, F.
    Henry, T.
    Shim, K. H.
    Kirsch, P.
    Jammy, R.
    ION IMPLANTATION TECHNOLOGY 2012, 2012, 1496 : 38 - 41
  • [39] Integration of dual metal gate CMOS on high-k dielectrics utilizing a metal wet etch process
    Zhang, ZB
    Song, SC
    Huffman, C
    Hussain, MM
    Barnett, J
    Moumen, N
    Alshareef, HN
    Majhi, P
    Sim, JH
    Bae, SH
    Lee, BH
    ELECTROCHEMICAL AND SOLID STATE LETTERS, 2005, 8 (10) : G271 - G274
  • [40] 45nm high-k/metal-gate CMOS technology for GPU/NPU applications with highest PFET performance
    Huang, H. T.
    Liu, Y. C.
    Hou, Y. T.
    Chen, R. C-J
    Lee, C. H.
    Chao, Y. S.
    Hsu, P. F.
    Chen, C. L.
    Guo, W. H.
    Yang, W. C.
    Perng, T. H.
    Shen, J. J.
    Yasuda, Y.
    Goto, K.
    Chen, C. C.
    Huang, K. T.
    Chuang, H.
    Diaz, C. H.
    Liang, M. S.
    2007 IEEE INTERNATIONAL ELECTRON DEVICES MEETING, VOLS 1 AND 2, 2007, : 285 - 288