Process Technology - High-k Metal-Gate integration

被引：0
|
作者：
Texas Instruments [1 ]
机构：
来源：
Tech. Dig. Int. Electron Meet. IEDM | 2008年
关键词：
D O I：
10.1109/IEDM.2008.4796603
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [21] Process damage-free damascene metal gate technology for gentle integration of epitaxially grown high-k
    Endres, Ralf
    Stefanov, Yordan
    Wessely, Frank
    Zaunert, Florian
    Schwalke, Udo
    MICROELECTRONIC ENGINEERING, 2008, 85 (01) : 15 - 19
  • [22] 28nm Metal-gate High-K CMOS SoC Technology for High-Performance Mobile Applications
    Yang, S. H.
    Sheu, J. Y.
    Ieong, M. K.
    Chiang, M. H.
    Yamamoto, T.
    Liaw, J. J.
    Chang, S. S.
    Lin, Y. M.
    Hsu, T. L.
    Hwang, J. R.
    Ting, J. K.
    Wu, C. H.
    Ting, K. C.
    Yang, F. C.
    Liu, C. M.
    Wu, I. L.
    Chen, Y. M.
    Chent, S. J.
    Chen, K. S.
    Cheng, J. Y.
    Tsai, M. H.
    Chang, W.
    Chen, R.
    Chen, C. C.
    Lee, T. L.
    Lin, C. K.
    Yang, S. C.
    Sheu, Y. M.
    Tzeng, J. T.
    Lu, L. C.
    Jang, S. M.
    Diaz, C. H.
    Mii, Y. J.
    2011 IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE (CICC), 2011,
  • [23] Dielectric breakdown in a 45 nm high-k/metal gate process technology
    Prasad, C.
    Agostinelli, M.
    Auth, C.
    Brazier, M.
    Chau, R.
    Dewey, G.
    Ghani, T.
    Hattendorf, M.
    Hicks, J.
    Jopling, J.
    Kavalieros, J.
    Kotlyar, R.
    Kuhn, M.
    Kuhn, K.
    Maiz, J.
    McIntyre, B.
    Metz, M.
    Mistry, K.
    Pae, S.
    Rachmady, W.
    Ramey, S.
    Roskowski, A.
    Sandford, J.
    Thomas, C.
    Wiegand, C.
    Wiedemer, J.
    2008 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM PROCEEDINGS - 46TH ANNUAL, 2008, : 667 - +
  • [24] Improvement of cell transistors in high-k/metal-gate peripheral transistors technology for high-performance graphic memories
    Jang, Dongkyu
    Lee, Jieun
    Kim, Daekyum
    Hwang, Doo Hee
    Nho, Kyoungrock
    Lee, Inkyum
    Kim, Shindeuk
    Park, Taehoon
    Hong, Hyeongsun
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2024, 63 (03)
  • [25] High-K/Metal Gate technology: A new horizon
    Khare, Mukesh
    PROCEEDINGS OF THE IEEE 2007 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2007, : 417 - 420
  • [26] Process-induced NBTI-imbalance of high-k/metal-gate deep-submicron CMOS
    Wahab, Y. Abdul
    Soin, N.
    Shahabuddin, S.
    Hussin, H.
    2014 IEEE INTERNATIONAL CONFERENCE ON SEMICONDUCTOR ELECTRONICS (ICSE), 2014, : 209 - 212
  • [27] Schottky-barrier S/D MOSFETs with high-K gate dielectrics and metal-gate electrode
    Zhu, SY
    Yu, HY
    Whang, SJ
    Chen, JH
    Shen, C
    Zhu, CX
    Lee, SJ
    Li, MF
    Chan, DSH
    Yoo, WJ
    Du, AY
    Tung, CH
    Singh, J
    Chin, A
    Kwong, DL
    IEEE ELECTRON DEVICE LETTERS, 2004, 25 (05) : 268 - 270
  • [28] Sub-1nm EOT scaling for high-k/metal-gate stacks
    Heyns, M
    Schram, T
    Ragnarsson, LÅ
    De Gendt, S
    Kerber, A
    SOLID STATE TECHNOLOGY, 2004, 47 (07) : 22 - +
  • [29] Halo Profile Engineering to Reduce Vt Fluctuation in High-K/Metal-Gate nMOSFET
    Chen, W-Y
    Yu, T-H
    Ohtou, Tetsu
    Sheu, Y-M
    Wu, Jeff
    Liu, Cheewee
    SISPAD 2010 - 15TH INTERNATIONAL CONFERENCE ON SIMULATION OF SEMICONDUCTOR PROCESSES AND DEVICES, 2010, : 145 - 148
  • [30] The impact of interface/border defect on performance and reliability of high-k/metal-gate CMOSFET
    Yeh, Wen-Kuan
    Chen, Po-Ying
    Gan, Kwang-Jow
    Wang, Jer-Chyi
    Lai, Chao Sung
    MICROELECTRONICS RELIABILITY, 2013, 53 (02) : 265 - 269
12345