共 50 条
- [41] An adaptive viterbi decoder on the dynamically reconfigurable processor 2006 IEEE INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE TECHNOLOGY, PROCEEDINGS, 2006, : 285 - 288
- [42] A modeling of a dynamically reconfigurable processor using SystemC 21ST INTERNATIONAL CONFERENCE ON VLSI DESIGN: HELD JOINTLY WITH THE 7TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS, PROCEEDINGS, 2008, : 91 - +
- [44] Dynamically Reconfigurable Multi-Processor Arrays CONFERENCE RECORD OF THE 2014 FORTY-EIGHTH ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS & COMPUTERS, 2014, : 1858 - 1863
- [46] A processor-independent trace co-processor synthesis method Tien Tzu Hsueh Pao/Acta Electronica Sinica, 2011, 39 (02): : 402 - 407
- [48] A Unified Co-Processor Architecture for Matrix Decomposition Journal of Computer Science and Technology, 2010, 25 : 874 - 885
- [49] Simulating and Estimating the Behavior of a Neuromorphic Co-Processor PROCEEDINGS OF 2ND INTERNATIONAL WORKSHOP ON POST MOORE'S ERA SUPERCOMPUTING (PMES 2017), 2017, : 8 - 14
- [50] A pattern matching co-processor for network security 42ND DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2005, 2005, : 234 - 239