DReAC: A novel dynamically reconfigurable co-processor

被引：0
|
作者：
Song, Yu-Kun [1 ]
Gao, Ming-Lun [1 ]
Deng, Hong-Hui [1 ]
Wang, Rui [1 ]
Hu, Yong-Hua [1 ]
机构：
[1] Institute of VLSI Design, Hefei University of Technology, Hefei 230009, China
来源：
Tien Tzu Hsueh Pao/Acta Electronica Sinica | 2007年 / 35卷 / 05期
关键词：
Algorithms - Data processing - Program processors;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：833 / 837
相关论文
共 50 条
  • [31] A Novel Reconfigurable Processor Using Dynamically Partitioned SIMD for Multimedia Applications
    Lyuh, Chun-Gi
    Suk, Jung-Hee
    Chun, Ik-Jae
    Roh, Tae Moon
    ETRI JOURNAL, 2009, 31 (06) : 709 - 716
  • [32] A GRAPHICS CO-PROCESSOR AND ITS DISPLAY PROCESSOR ICS
    QUEINNEC, O
    IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 1987, 33 (04) : 551 - 556
  • [33] A design of hardware cryptographic co-processor
    Fan, MY
    Wang, JH
    Wang, GW
    IEEE SYSTEMS, MAN AND CYBERNETICS SOCIETY INFORMATION ASSURANCE WORKSHOP, 2003, : 234 - 236
  • [34] Practical experiences with the SPARXIL co-processor
    Koch, A
    Golze, U
    THIRTY-FIRST ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS & COMPUTERS, VOLS 1 AND 2, 1998, : 394 - 398
  • [35] Magnonic active ring co-processor
    Balynsky, Mykhaylo
    Khivintsev, Yuri
    Kozhevnikov, Alexander
    Nikulin, Yuri
    Sakharov, Valentin
    Filimonov, Yuri
    Khitun, Alexander
    JOURNAL OF APPLIED PHYSICS, 2023, 133 (02)
  • [36] SYSTEM EMULATES CO-PROCESSOR PAIRS
    不详
    ELECTRONIC DESIGN, 1982, 30 (04) : 222 - 222
  • [37] Reconfigurable Co-Processor Architecture with Limited Numerical Precision to Accelerate Deep Convolutional Neural Networks
    Wijeratne, Sasindu
    Jayaweera, Sandaruwan
    Dananjaya, Mahesh
    Pasqual, Ajith
    2018 IEEE 29TH INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS (ASAP), 2018, : 143 - 149
  • [38] An integrated co-processor architecture for a smartcard
    Inst. Appl. Info. Proc. and Commun., Graz University of Technology, Klosterwiesgasse 32/1, A-8010 Graz, Austria
    J Network Comput Appl, 4 (323-337):
  • [39] An integrated co-processor architecture for a smartcard
    Bock, H
    Mayerwieser, W
    Posch, KC
    Posch, R
    Schindler, V
    JOURNAL OF NETWORK AND COMPUTER APPLICATIONS, 1997, 20 (04) : 323 - 337
  • [40] Design and analysis of a dynamically reconfigurable network processor
    Troxel, IA
    George, AD
    Oral, S
    LCN 2002: 27TH ANNUAL IEEE CONFERENCE ON LOCAL COMPUTER NETWORKS, PROCEEDINGS, 2002, : 483 - 492
12345