Substrate noise coupling macro-model for CMOS mixed-signal ICs

被引:0
作者
Zhu, Zhangming [1 ]
Yang, Yintang [1 ]
Fu, Xiaodong [1 ]
机构
[1] Institute of Microelectronics, Xidian University, Xi'an 710071, China
来源
Guti Dianzixue Yanjiu Yu Jinzhan/Research and Progress of Solid State Electronics | 2007年 / 27卷 / 04期
关键词
D O I
暂无
中图分类号
学科分类号
摘要
引用
收藏
页码:519 / 523
相关论文
共 50 条
[41]   Simulation of substrate noise for a special mixed-signal circuit [J].
Khodabandehloo, Golnar ;
Mirzakuchaki, Sattar .
WSEAS Transactions on Circuits and Systems, 2006, 5 (10) :1528-1535
[42]   The verification of the substrate mathematics model and Optimization of the substrate noise Canceling Technique in mixed signal ICs [J].
Cheng, Dongfang ;
Yang, Wenrong ;
Wang, Jiongming .
2009 IEEE 8TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2009, :1260-+
[43]   A macroscopic substrate noise model for full chip mixed-signal design verification [J].
Nagata, M ;
Iwata, A .
1997 SYMPOSIUM ON VLSI CIRCUITS: DIGEST OF TECHNICAL PAPERS, 1997, :37-38
[44]   Crosstalk effects in mixed-signal ICs in deep submicron digital CMOS technology [J].
Liberali, V ;
Rossi, R ;
Torelli, G .
MICROELECTRONICS JOURNAL, 2000, 31 (11-12) :893-904
[45]   TESTING CHALLENGES FOR MIXED-SIGNAL ICS [J].
JACOB, G .
EE-EVALUATION ENGINEERING, 1994, 33 (05) :154-155
[46]   An approach to computer simulation of bonding and package crosstalk in mixed-signal CMOS ICs [J].
Trucco, G ;
Boselli, G ;
Liberali, V .
SBCCI2004:17TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, PROCEEDINGS, 2004, :129-134
[47]   Conquering Variability in Mixed-signal ICs [J].
Wegener, Carsten ;
von Staudt, Hans Martin .
2013 9TH CONFERENCE ON PH. D. RESEARCH IN MICROELECTRONICS AND ELECTRONICS (PRIME 2013), 2013, :23-23
[48]   Semi-analytical techniques for substrate characterization in the design of mixed-signal ICs [J].
Charbon, E ;
Gharpurey, R ;
Meyer, RG ;
SangiovanniVincentelli, A .
1996 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN - DIGEST OF TECHNICAL PAPERS, 1996, :455-462
[49]   FOLDED SOURCE-COUPLED LOGIC VS CMOS STATIC LOGIC FOR LOW-NOISE MIXED-SIGNAL ICS [J].
ALLSTOT, DJ ;
CHEE, SH ;
KIAEI, S ;
SHRIVASTAWA, M .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-FUNDAMENTAL THEORY AND APPLICATIONS, 1993, 40 (09) :553-563
[50]   Substrate noise-aware floorplanning for mixed-signal SOCs [J].
Jeske, M ;
Blakiewicz, G ;
Chrzanowska-Jeske, M ;
Wang, B .
2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 2, PROCEEDINGS, 2004, :445-448