HPPC 2010: Forth workshop on highly parallel processing on a chip

被引：0
|
作者：
Forsell, Martti [1 ]
Träff, Jesper Larsson [2 ]
机构：
[1] VTT, Technical Research Centre of Finland, Oulu, Finland
[2] Faculty of Computer Science, Department of Scientific Computing, University of Vienna, Vienna, Austria
来源：
Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics) | 2011年 / 6586 LNCS卷
关键词：
D O I：
10.1007/978-3-642-21878-1_9
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：73 / 75
相关论文
共 50 条
  • [31] Multigrain parallel processing for JPEG encoding on a single chip multiprocessor
    Kodaka, T
    Kimura, K
    Kasahara, H
    INTERNATIONAL WORKSHOP ON INNOVATIVE ARCHITECTURE FOR FUTURE GENERATION HIGH-PERFORMANCE PROCESSORS AND SYSTEMS, 2002, : 57 - 63
  • [32] DSP CHIP TO HAVE MASSIVE PARALLEL-PROCESSING LINKS
    MYRVAAGNES, R
    ELECTRONIC PRODUCTS MAGAZINE, 1990, 33 (05): : 23 - 24
  • [33] Versatile parallel signal processing with a scalable silicon photonic chip
    Hong, Shihan
    Wu, Jiachen
    Xie, Yiwei
    Ke, Xiyuan
    Li, Huan
    Lyv, Linyan
    Peng, Yingying
    Yao, Qingrui
    Shi, Yaocheng
    Wang, Ke
    Zhuang, Leimeng
    Wang, Pan
    Dai, Daoxin
    NATURE COMMUNICATIONS, 2025, 16 (01)
  • [34] Proceedings of the 2010 IEEE International Workshop on Machine Learning for Signal Processing, MLSP 2010: Preface
    Kaski, Samuel
    Miller, David J.
    Oja, Erkki
    Honkela, Antti
    Proceedings of the 2010 IEEE International Workshop on Machine Learning for Signal Processing, MLSP 2010, 2010,
  • [35] WOPPLOT 83 - A WORKSHOP ON PARALLEL PROCESSING - LOGIC, ORGANIZATION AND TECHNOLOGY - PREFACE
    BECKER, J
    EISELE, I
    LECTURE NOTES IN PHYSICS, 1984, 196 : R3 - R4
  • [36] Cellular ANTomata as Engines for Highly Parallel Pattern Processing
    Rosenberg, Arnold L.
    ALGORITHMS AND ARCHITECTURES FOR PARALLEL PROCESSING, ICA3PP 2016 COLLOCATED WORKSHOPS, 2016, 10049 : 261 - 277
  • [37] Workshop on Parallel and Distributed Computing in Image Processing, Video Processing, and Multimedia (PDIVM2000)
    Arizona State University, United States
    不详
    Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics), 2000, 1800 LNCS : 161 - 162
  • [38] A highly scalable interconnection network for parallel image processing
    Wang, HY
    Gu, WK
    NEURAL NETWORK AND DISTRIBUTED PROCESSING, 2001, 4555 : 11 - 15
  • [39] HiPAR-DSP 16, a scalable highly parallel DSP core for system on a chip video- and image processing applications
    Kloos, H
    Wittenburg, JP
    Hinrichs, W
    Lieske, H
    Friebe, L
    Klar, C
    Pirsch, P
    2002 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, VOLS I-IV, PROCEEDINGS, 2002, : 3112 - 3115
  • [40] Highly Parallel Computations of Creep Deformation in Flip-Chip Interconnections
    Bouchard, Cedrick
    Sylvestre, Julien
    2017 18TH INTERNATIONAL CONFERENCE ON THERMAL, MECHANICAL AND MULTI-PHYSICS SIMULATION AND EXPERIMENTS IN MICROELECTRONICS AND MICROSYSTEMS (EUROSIME), 2017,
12345