Hierarchical network-on-chip design method

被引：0
|
作者：
Microprocessor Research and Development Center, Peking University, Beijing 100871, China [1 ]
机构：
来源：
Beijing Daxue Xuebao Ziran Kexue Ban | 2007年 / 5卷 / 669-676期
关键词：
9;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [41] Network-on-Chip and Photonic Network-on-Chip Basic Concepts: A Survey
    Asadi, Bahareh
    Zia, Syed Maqsood
    Al-Khafaji, Hamza Mohammed Ridha
    Mohamadian, Asghar
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2023, 39 (01): : 11 - 25
  • [42] Concurrency model for network-on-chip design architecture
    Agarwal, A.
    Shankar, R.
    International Journal of Modelling and Simulation, 2009, 29 (03): : 238 - 247
  • [43] Lightweight Network-on-Chip Router on Research and Design
    Du, Yi-Ran
    Li, Wei
    Dai, Zi-Bin
    2016 13TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2016, : 232 - 234
  • [44] Network-on-Chip and Photonic Network-on-Chip Basic Concepts: A Survey
    Bahareh Asadi
    Syed Maqsood Zia
    Hamza Mohammed Ridha Al-Khafaji
    Asghar Mohamadian
    Journal of Electronic Testing, 2023, 39 : 11 - 25
  • [45] A novel mesh-based hierarchical topology for network-on-chip
    Kong, Feng
    Han, Guo-Dong
    Shen, Jian-Liang
    Jian, Gang
    Dianzi Yu Xinxi Xuebao/Journal of Electronics and Information Technology, 2014, 36 (10): : 2536 - 2540
  • [46] An Analytical Method for Evaluating Network-on-Chip Performance
    Foroutan, Sahar
    Thonnart, Yvain
    Hersemeule, Richard
    Jerraya, Ahmed
    2010 DESIGN, AUTOMATION & TEST IN EUROPE (DATE 2010), 2010, : 1629 - 1632
  • [47] A method for latency/bandwidth guarantees in Network-on-Chip
    Lin, Shijun
    Su, Li
    Su, Haibo
    Zhou, Guofei
    Jin, Depeng
    Zeng, Lieguang
    2008 8TH INTERNATIONAL CONFERENCE ON APPLICATION OF CONCURRENCY TO SYSTEM DESIGN, PROCEEDINGS, 2008, : 148 - 153
  • [48] An Efficient Link Bandwidth Design Method for Application-specific Network-on-chip
    Wang, Jian
    Li, Yubai
    Li, Huan
    IETE TECHNICAL REVIEW, 2013, 30 (02) : 102 - 107
  • [49] Scalable Hierarchical Network-on-Chip Architecture for Spiking Neural Network Hardware Implementations
    Carrillo, Snaider
    Harkin, Jim
    McDaid, Liam J.
    Morgan, Fearghal
    Pande, Sandeep
    Cawley, Seamus
    McGinley, Brian
    IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2013, 24 (12) : 2451 - 2461
  • [50] Design and behavioral modeling tools for optical network-on-chip
    Brière, M
    Carrel, L
    Michalke, T
    Mieyeville, F
    O' Connor, I
    Gaffiot, F
    DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, 2004, : 738 - 739
12345