A Multiplier-Free Discrete Cosine Transform Architecture Using Approximate Full Adder and Subtractor

被引：2

作者：

Esmaeili, Elham ^{[1
]}

Shiri, Nabiollah ^{[1
]}

Rafiee, Mahmood ^{[1
]}

Sadeghi, Ayoub ^{[1
]}

机构：

[1] Islamic Azad Univ, Dept Elect Engn, Shiraz Branch, Shiraz 7198774731, Iran

来源：

IEEE EMBEDDED SYSTEMS LETTERS | 2024年 / 16卷 / 04期

关键词：

Discrete cosine transforms; Circuits; Adders; Image coding; Transistors; Image reconstruction; Logic gates; Approximate full adder (FA); approximate subtractor; bioimages; multiplier-free discrete cosine transform (DCT);

D O I：

10.1109/LES.2024.3395900

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

A new approximate full adder (FA) and a new approximate subtractor are presented, both of them have 8 transistors, and their areas are 0.1944 and 0.1689 mu m(2), respectively. The FA experiences three errors, while the subtractor shows two errors. In both circuits, to improve the speed, output swing, and drivability, the gate diffusion input (GDI) and dynamic threshold (DT) techniques are implemented by carbon nanotube field effect transistor (CNTFET) technology. The FA and subtractor in order are embedded in an 8-bit ripple carry adder (RCA) and an 8-bit subtractor, then they make a new approximate multiplier-free discrete cosine transform (DCT). The 8-point approximate DCT manipulation requires only addition and no multiplication. So, computational complexity is brought down. The DCT shows power delay product (PDP), peak signal-to-noise ratio (PSNR), and a figure of merit (FoM) of 63.61 fJ, 34.96 dB, and 2.39, respectively. The features of the presented approximate DCT confirm its application for image compression and noise removal in medical images.

引用

页码：441 / 444

页数：4

共 50 条

[31] A CONCURRENT ARCHITECTURE FOR VLSI IMPLEMENTATION OF DISCRETE COSINE TRANSFORM
SUN, MT
WU, L
LIOU, ML
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, 1987, 34 (08): : 992 - 994
[32] Imprecise Subtractor Using a New Efficient Approximate-Based Gate Diffusion Input Full Adder for Bioimages Processing
Bahrami, Forouzan
Shiri, Nabiollah
Pesaran, Farshad
COMPUTERS & ELECTRICAL ENGINEERING, 2023, 108
[33] INTERPOLATION USING THE DISCRETE COSINE TRANSFORM
AGBINYA, JI
ELECTRONICS LETTERS, 1992, 28 (20) : 1927 - 1929
[34] Discrete cosine transform domain image resizing using correlation of discrete cosine transform coefficients
Cho, Min-Kyoung
Lee, Byung-Uk
JOURNAL OF ELECTRONIC IMAGING, 2006, 15 (03)
[35] UNIFIED ARRAY ARCHITECTURE FOR DISCRETE COSINE TRANSFORM, SINE TRANSFORM AND THEIR INVERSES
GUO, JI
CHEN, CS
JEN, CW
ELECTRONICS LETTERS, 1995, 31 (21) : 1811 - 1812
[36] VLSI Implementation of Braun Multiplier using Full Adder
Kiran, Deeksha D. K.
Shilpa, R.
Kavyashree, B.
2017 INTERNATIONAL CONFERENCE ON CURRENT TRENDS IN COMPUTER, ELECTRICAL, ELECTRONICS AND COMMUNICATION (CTCEEC), 2017, : 499 - 504
[37] Analog VLSI architecture for discrete cosine transform using dynamic switched capacitors
Mal, AK
Dhar, AS
17TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS: DESIGN METHODOLOGIES FOR THE GIGASCALE ERA, 2004, : 666 - 669
[38] Low Power Approximate Multiplier Using Error Tolerant Adder
Cho, Jaeik
Kim, Youngmin
2020 17TH INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC 2020), 2020, : 298 - 299
[39] Signal Compression Using the Discrete Wavelet Transform and the Discrete Cosine Transform
Barsanti, Robert J.
Athanason, Athanasios
2013 PROCEEDINGS OF IEEE SOUTHEASTCON, 2013,
[40] DESIGN AND ARCHITECTURE OF MULTIPLIER-FREE FIR FILTERS USING PERIODICALLY TIME-VARYING TERNARY COEFFICIENTS
GHANEKAR, S
TANTARATANA, S
FRANKS, LE
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-FUNDAMENTAL THEORY AND APPLICATIONS, 1993, 40 (05): : 364 - 370

← 1 2 3 4 5 →