High-performance ternary logic gates for nanoelectronics

被引:0
|
作者
Moaiyeri, Mohammad Hossein [1 ]
Shamohammadi, Mohsen [2 ]
Sharifi, Fazel [1 ]
Navi, Keivan [1 ]
机构
[1] Faculty of Electrical and Computer Engineering, Shahid Beheshti University, G.C., Velenjak, Tehran,1983963113, Iran
[2] Nanotechnology and Quantum Computing Lab, Shahid Beheshti University, G.C., Velenjak, Tehran,1983963113, Iran
关键词
Compendex;
D O I
10.1504/IJHPSA.2015.072850
中图分类号
学科分类号
摘要
Carbon nanotube field effect transistors
引用
收藏
页码:209 / 215
相关论文
共 50 条
  • [31] High-performance and ultrafast configurable all-optical photonic crystal logic gates based on interference effects
    Safinezhad A.
    Babaei Ghoushji H.
    Shiri M.
    Rezaei M.H.
    Optical and Quantum Electronics, 2021, 53 (5)
  • [32] Development of ternary blends for high-performance concrete
    Bouzoubaâ, N
    Bilodeau, A
    Sivasundaram, V
    Fournier, B
    Golden, DM
    ACI MATERIALS JOURNAL, 2004, 101 (01) : 19 - 29
  • [33] High-Performance Ternary Adder Using CNTFET
    Sahoo, Subhendu Kumar
    Akhilesh, Gangishetty
    Sahoo, Rasmita
    Muglikar, Manasi
    IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2017, 16 (03) : 368 - 374
  • [34] Comments on "High-Performance and Energy-Efficient CNFET-Based Designs for Ternary Logic Circuits"
    Etiemble, Daniel
    IEEE ACCESS, 2020, 8 : 220015 - 220016
  • [35] Performance Evaluation of Reversible Logic Gates
    Kumar, Umesh
    Sahu, Lavisha
    Sharma, Uma
    PROCEEDINGS OF 2016 INTERNATIONAL CONFERENCE ON ICT IN BUSINESS INDUSTRY & GOVERNMENT (ICTBIG), 2016,
  • [36] ACMOS - AN ADAPTIVE CMOS HIGH-PERFORMANCE LOGIC
    KUMAR, R
    ELECTRONICS LETTERS, 1994, 30 (06) : 483 - 484
  • [37] A HIGH-PERFORMANCE MASTER CHIP FOR LOGIC CIRCUITS
    CHEN, CY
    FEINBERG, I
    LANGDON, JL
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1968, ED15 (06) : 410 - &
  • [38] CLOCKING SUBSYSTEMS PACE HIGH-PERFORMANCE LOGIC
    SHUHAMI, J
    DRAPER, D
    COMPUTER DESIGN, 1987, 26 (20): : 95 - &
  • [39] High-performance logic analyzers boost usability
    Strassberg, D
    EDN, 2000, 45 (10) : 20 - 20
  • [40] Modified Ternary Optical Logic Gates and their Applications in Optical Computation
    Ghosh, Amal K.
    Choudhury, Pabitra Pal
    Basuray, Amitabha
    INNOVATIONS AND ADVANCED TECHNIQUES IN SYSTEMS, COMPUTING SCIENCES AND SOFTWARE ENGINEERING, 2008, : 87 - +