High-performance ternary logic gates for nanoelectronics

被引：0
|
作者：
Moaiyeri, Mohammad Hossein [1 ]
Shamohammadi, Mohsen [2 ]
Sharifi, Fazel [1 ]
Navi, Keivan [1 ]
机构：
[1] Faculty of Electrical and Computer Engineering, Shahid Beheshti University, G.C., Velenjak, Tehran,1983963113, Iran
[2] Nanotechnology and Quantum Computing Lab, Shahid Beheshti University, G.C., Velenjak, Tehran,1983963113, Iran
来源：
International Journal of High Performance Systems Architecture | 2015年 / 5卷 / 04期
关键词：
Compendex;
D O I：
10.1504/IJHPSA.2015.072850
中图分类号：
学科分类号：
摘要：
Carbon nanotube field effect transistors
引用
收藏
页码：209 / 215
相关论文
共 50 条
  • [21] High-Performance and Energy-Efficient CNFET-Based Designs for Ternary Logic Circuits
    Jaber, Ramzi A.
    Kassem, Abdallah
    El-Hajj, Ahmad M.
    El-Nimri, Lina A.
    Haidar, Ali Massoud
    IEEE ACCESS, 2019, 7 : 93871 - 93886
  • [22] Graphene Monoxide Bilayer As a High-Performance on/off Switching Media for Nanoelectronics
    Woo, Jungwook
    Yun, Kyung-Han
    Chung, Yong-Chae
    ACS APPLIED MATERIALS & INTERFACES, 2016, 8 (16) : 10477 - 10482
  • [23] NCMOS - A HIGH-PERFORMANCE CMOS LOGIC
    KUMAR, R
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1994, 29 (05) : 631 - 633
  • [24] Carbon nanotubes for high-performance logic
    Chen, Zhihong
    Wong, H. -S. Philip
    Mitra, Subhasish
    Bol, Ageeth
    Peng, Lianmao
    Hills, Gage
    Thissen, Nick
    MRS BULLETIN, 2014, 39 (08) : 719 - 726
  • [25] Carbon nanotubes for high-performance logic
    Zhihong Chen
    H. S. Philip Wong
    Subhasish Mitra
    Ageeth Bol
    Lianmao Peng
    Gage Hills
    Nick Thissen
    MRS Bulletin, 2014, 39 : 719 - 726
  • [26] LSI FOR HIGH-PERFORMANCE LOGIC APPLICATIONS
    STRUBE, AR
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1968, ED15 (06) : 409 - &
  • [27] Memristor-CNTFET based ternary logic gates
    Soliman, Nancy S.
    Fouda, Mohammed E.
    Radwan, Ahmed G.
    MICROELECTRONICS JOURNAL, 2018, 72 : 74 - 85
  • [28] Design of ternary logic gates and circuits using GNRFETs
    Madhuri, Badugu Divya
    Sunithamani, Subramani
    IET CIRCUITS DEVICES & SYSTEMS, 2020, 14 (07) : 972 - 979
  • [29] Design of Ultra-low-leakage Logic Gates and Flip-flops in High-performance FinFET Technology
    Bhoj, Ajay N.
    Jha, Niraj K.
    2011 12TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED), 2011, : 695 - 702
  • [30] HIGH-PERFORMANCE LATCHABLE OPTICAL SWITCH AND LOGIC GATES BASED ON THE INTEGRATION OF SURFACE-EMITTING LASERS AND PHOTOTHYRISTORS
    ZHOU, P
    CHENG, JL
    SCHAUS, CF
    SUN, SZ
    HAINS, C
    ZHENG, K
    TORRES, A
    MYERS, DR
    VAWTER, GA
    APPLIED PHYSICS LETTERS, 1991, 59 (20) : 2504 - 2506
12345