Experimental Demonstration of Dual-Mode PUF/Memory Based on SOT-MRAM Array

被引:0
|
作者
Wang, Min [1 ]
Hou, Zhengyi [1 ]
Jiang, Chuanpeng [1 ]
Zhao, Yuanfu [2 ]
Wang, Bi [1 ]
Zhao, Weisheng
Wang, Zhaohao [1 ,3 ]
机构
[1] Beihang Univ, Sch Integrated Circuit Sci & Engn, Fert Beijing Inst, MIIT Key Lab Spintron, Beijing 100191, Peoples R China
[2] Beijing Microelect Technol Inst, Beijing 100076, Peoples R China
[3] Beihang Univ, Int Innovat Inst, Natl Key Lab Spintron, Hangzhou 311115, Peoples R China
基金
中国国家自然科学基金;
关键词
Dual-mode design; physical unclonable function; SOT-MRAM; static entropy; MEMORY;
D O I
10.1109/LED.2024.3470758
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The state-of-the-art dual-mode design executes the physical unclonable function (PUF) based on the static entropy source, which is theoretically independent of the memory function. Reuse of memory arrays contributes to multifunctional simultaneous operation and high efficiency. In our study, we first extend the dual-mode design on the fabricated spin-orbit-torque (SOT) arrays. Using 180nm CMOS technology, the basic cell includes the complementary pair of two flexible-controlled 2T1J structures. The refined readout methods are discussed to expand the challenge-response pairs (CRPs) space and reduce the impact of memory-related issues within PUF mode. The proposed PUF presents 49.84% uniformity and 49.72% inter-HD. By analyzing in depth the spatial dependence of process consistency, the non-ideal-CRP percentage decreased from 17.61% to 9.14%, effectively enhancing the reliability. Our findings pave the way for advancing SOT-MRAM in security solutions.
引用
收藏
页码:2379 / 2382
页数:4
相关论文
共 50 条
  • [1] Low Power In-Memory Computing based on Dual-Mode SOT-MRAM
    Parveen, Farhana
    Angizi, Shaahin
    He, Zhezhi
    Fan, Deliang
    2017 IEEE/ACM INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN (ISLPED), 2017,
  • [2] IMFlexCom: Energy Efficient In-Memory Flexible Computing Using Dual-Mode SOT-MRAM
    Parveen, Farhana
    Angizi, Shaahin
    Fan, Deliang
    ACM JOURNAL ON EMERGING TECHNOLOGIES IN COMPUTING SYSTEMS, 2018, 14 (03)
  • [3] Energy Efficient In-Memory Binary Deep Neural Network Accelerator with Dual-Mode SOT-MRAM
    Fan, Deliang
    Angizi, Shaahin
    2017 IEEE 35TH INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), 2017, : 609 - 612
  • [4] High density SOT-MRAM memory array based on a single transistor
    Alhalabi, Rana
    Nowak, Etienne
    Prejbeanu, Ioan-lucian
    Di Pendina, Gregory
    2018 NON-VOLATILE MEMORY TECHNOLOGY SYMPOSIUM (NVMTS 2018), 2018,
  • [5] Demonstration of a manufacturable SOT-MRAM multiplexer array towards industrial applications
    Chuanpeng Jiang
    Jinhao Li
    Hongchao Zhang
    Shiyang Lu
    Pengbin Li
    Chao Wang
    Zhongkui Zhang
    Zhengyi Hou
    Xu Liu
    Jiagao Feng
    He Zhang
    Hui Jin
    Gefei Wang
    Hongxi Liu
    Kaihua Cao
    Zhaohao Wang
    Weisheng Zhao
    Journal of Semiconductors, 2023, (12) : 93 - 100
  • [6] Demonstration of a manufacturable SOT-MRAM multiplexer array towards industrial applications
    Jiang, Chuanpeng
    Li, Jinhao
    Zhang, Hongchao
    Lu, Shiyang
    Li, Pengbin
    Wang, Chao
    Zhang, Zhongkui
    Hou, Zhengyi
    Liu, Xu
    Feng, Jiagao
    Zhang, He
    Jin, Hui
    Wang, Gefei
    Liu, Hongxi
    Cao, Kaihua
    Wang, Zhaohao
    Zhao, Weisheng
    JOURNAL OF SEMICONDUCTORS, 2023, 44 (12)
  • [7] Demonstration of a manufacturable SOT-MRAM multiplexer array towards industrial applications
    Chuanpeng Jiang
    Jinhao Li
    Hongchao Zhang
    Shiyang Lu
    Pengbin Li
    Chao Wang
    Zhongkui Zhang
    Zhengyi Hou
    Xu Liu
    Jiagao Feng
    He Zhang
    Hui Jin
    Gefei Wang
    Hongxi Liu
    Kaihua Cao
    Zhaohao Wang
    Weisheng Zhao
    Journal of Semiconductors, 2023, 44 (12) : 93 - 100
  • [8] SOT-MRAM based Analog in-Memory Computing for DNN inference
    Doevenspeck, J.
    Garello, K.
    Verhoef, B.
    Degraeve, R.
    Van Beek, S.
    Crotti, D.
    Yasin, F.
    Couet, S.
    Jayakumar, G.
    Papistas, I. A.
    Debacker, P.
    Lauwereins, R.
    Dehaene, W.
    Kar, G. S.
    Cosemans, S.
    Mallik, A.
    Verkest, D.
    2020 IEEE SYMPOSIUM ON VLSI TECHNOLOGY, 2020,
  • [9] Exploring a SOT-MRAM Based In-Memory Computing for Data Processing
    He, Zhezhi
    Zhang, Yang
    Angizi, Shaahin
    Gong, Boqing
    Fan, Deliang
    IEEE TRANSACTIONS ON MULTI-SCALE COMPUTING SYSTEMS, 2018, 4 (04): : 676 - 685
  • [10] Experimental Demonstration of Field-Free STT-Assisted SOT-MRAM (SAS-MRAM) With Four Bits per SOT Programming Line
    Hwang, William
    Xue, Fen
    Song, Ming-Yuan
    Hsu, Chen-Feng
    Chen, T. C.
    Tsai, Wilman
    Bao, Xinyu
    Wang, Shan X.
    IEEE ELECTRON DEVICE LETTERS, 2024, 45 (10) : 1800 - 1803