共 22 条
- [2] ABR architecture and simulation for an input-buffered and per-VC queued ATM switch GLOBECOM 98: IEEE GLOBECOM 1998 - CONFERENCE RECORD, VOLS 1-6: THE BRIDGE TO GLOBAL INTEGRATION, 1998, : 393 - 398
- [3] Fair prioritized scheduling in an input-buffered switch BROADBAND COMMUNICATIONS: GLOBAL INFRASTRUCTURE FOR THE INFORMATION AGE, 1996, : 358 - 369
- [4] A practical scheduling algorithm for input-buffered switch 2000 INTERNATIONAL CONFERENCE ON COMMUNICATION TECHNOLOGY PROCEEDINGS, VOLS. I & II, 2000, : 1059 - 1064
- [5] Scheduling input-buffered multicast ATM switch 1998 IEEE ATM WORKSHOP PROCEEDINGS: MEETING THE CHALLENGES OF DEPLOYING THE GLOBAL BROADBAND NETWORK INFRASTRUCTURE, 1998, : 51 - 55
- [6] Throughput analysis of input-buffered ATM switch IEE PROCEEDINGS-COMMUNICATIONS, 1998, 145 (01): : 15 - 18
- [10] A cell selection policy for an input-buffered packet switch Int J Comput Appl, 2006, 3 (234-242):