共 50 条
- [1] Device performance of sub-50 nm CMOS with ultra-thin plasma nitrided gate dielectrics INTERNATIONAL ELECTRON DEVICES 2002 MEETING, TECHNICAL DIGEST, 2002, : 651 - 654
- [2] Optimization of nitrided gate dielectrics by plasma-assisted and rapid thermal processing JOURNAL OF VACUUM SCIENCE & TECHNOLOGY A, 1998, 16 (03): : 1721 - 1729
- [3] Optimization of nitrided gate dielectrics by plasma-assisted and rapid thermal processing Journal of Vacuum Science & Technology A: Vacuum, Surfaces, and Films, 1998, 16 (3 pt 2):
- [5] Negative-bias-temperature-instability (NBTI) for p+-gate pMOSFET with ultra-thin plasma-nitrided gate dielectrics 2002 7TH INTERNATIONAL SYMPOSIUM ON PLASMA- AND PROCESS-INDUCED DAMAGE, 2002, : 146 - 149
- [6] Study of nitridation plasma for ultra-thin gate dielectrics of 65 nm technology node and beyond 2004: 7TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUITS TECHNOLOGY, VOLS 1- 3, PROCEEDINGS, 2004, : 415 - 418
- [8] Impact of physical and electrical thickness scaling on the reliability of plasma-nitrided gate dielectrics in a 90 nm SOI manufacturing technology MATERIALS SCIENCE AND ENGINEERING B-SOLID STATE MATERIALS FOR ADVANCED TECHNOLOGY, 2005, 118 (1-3): : 50 - 54