A novel delay-locked loop structure for DDR SDRAM controller

被引：0
|
作者：
Ye, Bo [1 ]
Luo, Min [1 ]
Wang, Zishi [2 ]
机构：
[1] Bell Labs, Shanghai 201203, China
[2] ASIC and System State Key Lab, Fudan University, Shanghai 200433, China
来源：
Guti Dianzixue Yanjiu Yu Jinzhan/Research and Progress of Solid State Electronics | 2008年 / 28卷 / 02期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：299 / 303
相关论文
共 50 条
  • [21] A Delay-Locked Loop With Statistical Background Calibration
    Kao, Shao-Ku
    Liu, Shen-Iuan
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2008, 55 (10) : 961 - 965
  • [22] Delay-locked loop with generalized detector characteristic
    Wilde, A
    IEEE ISSSTA '96 - IEEE FOURTH INTERNATIONAL SYMPOSIUM ON SPREAD SPECTRUM TECHNIQUES & APPLICATIONS, PROCEEDINGS, VOLS 1-3, 1996, : 450 - 454
  • [23] THEORY AND NOISE DYNAMICS OF DELAY-LOCKED LOOP
    LINDGREN, AG
    PINKOS, RF
    SCHUMACHER, ME
    IEEE TRANSACTIONS ON GEOSCIENCE ELECTRONICS, 1970, GE 8 (01): : 30 - +
  • [24] Novel control for delay-locked loop in IR-UWB communication systems
    Alhakim, Rshdee
    Simeu, Emmanuel
    Raoof, Kosai
    CONTROL ENGINEERING PRACTICE, 2013, 21 (10) : 1437 - 1454
  • [25] Fault and Soft Error Tolerant Delay-Locked Loop
    Yang, Jun-Yu
    Huang, Shi-Yu
    2020 IEEE 29TH ASIAN TEST SYMPOSIUM (ATS), 2020, : 108 - 113
  • [26] A Clock Generator Based on Multiplying Delay-Locked Loop
    Hwang, Chorng-Sii
    Chu, Ting-Li
    Chen, Wen-Cheng
    2014 27TH IEEE INTERNATIONAL SYSTEM-ON-CHIP CONFERENCE (SOCC), 2014, : 98 - 102
  • [27] Multimode clock generation using delay-locked loop
    Susplugas, O
    Philippe, P
    ELECTRONICS LETTERS, 2003, 39 (04) : 347 - 349
  • [28] A reduced reference spur multiplying delay-locked loop
    Wang, Xin Jie
    Kwasniewski, Tadeusz
    INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2016, 44 (08) : 1620 - 1627
  • [29] MULTIFREQUENCY ZERO-JITTER DELAY-LOCKED LOOP
    EFENDOVICH, A
    AFEK, Y
    SELLA, C
    BIKOWSKY, Z
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1994, 29 (01) : 67 - 70
  • [30] Noise Immunity Modeling and Analysis of Delay-Locked Loop
    Park, InYoung
    Jang, IkChan
    Jung, WonJoo
    Kim, SoYoung
    2015 IEEE 19TH WORKSHOP ON SIGNAL AND POWER INTEGRITY (SPI), 2015,
12345