A novel delay-locked loop structure for DDR SDRAM controller

被引：0
|
作者：
Ye, Bo [1 ]
Luo, Min [1 ]
Wang, Zishi [2 ]
机构：
[1] Bell Labs, Shanghai 201203, China
[2] ASIC and System State Key Lab, Fudan University, Shanghai 200433, China
来源：
Guti Dianzixue Yanjiu Yu Jinzhan/Research and Progress of Solid State Electronics | 2008年 / 28卷 / 02期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：299 / 303
相关论文
共 50 条
  • [1] An all-digital delay-locked loop for DDR SDRAM controller applications
    Chung, Ching-Che
    Chen, Pao-Lung
    Lee, Chen-Yi
    2006 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION, AND TEST (VLSI-DAT), PROCEEDINGS OF TECHNICAL PAPERS, 2006, : 199 - +
  • [2] A low-power,area-efficient all-digital delay-locked loop for DDR3 SDRAM controller
    CHEN HongMing
    MA Song
    WANG Liu
    ZHANG Hao
    PAN KenYi
    CHENG YuHua
    ScienceChina(InformationSciences), 2014, 57 (12) : 176 - 183
  • [3] A low-power, area-efficient all-digital delay-locked loop for DDR3 SDRAM controller
    Chen HongMing
    Ma Song
    Wang Liu
    Zhang Hao
    Pan KenYi
    Cheng YuHua
    SCIENCE CHINA-INFORMATION SCIENCES, 2014, 57 (12) : 1 - 8
  • [4] A Fast-lock Digital Delay-Locked Loop Controller
    Ye, Bo
    Li, Tianwang
    Han, Xingcheng
    Luo, Min
    2009 IEEE 8TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2009, : 809 - +
  • [5] An Asynchronous Fully Digital Delay Locked Loop for DDR SDRAM Data Recovery
    Garside, J. D.
    Furber, S. B.
    Temple, S.
    Clark, D. M.
    Plana, L. A.
    2012 18TH IEEE INTERNATIONAL SYMPOSIUM ON ASYNCHRONOUS CIRCUITS AND SYSTEMS (ASYNC), 2012, : 49 - 56
  • [6] Resynchronising delay-locked loop
    DLR Oberpfaffenhofen, Wessling, Germany
    Electron Lett, 13 (1172-1173):
  • [7] Resynchronising delay-locked loop
    Wilde, A
    ELECTRONICS LETTERS, 1996, 32 (13) : 1172 - 1173
  • [8] The Generalized Delay-Locked Loop
    Wilde A.
    Wireless Personal Communications, 1998, 8 (2) : 113 - 130
  • [9] DYNAMICS AND STABILITY OF A DELAY-LOCKED LOOP
    ESTES, LE
    ONEILL, EL
    IEEE TRANSACTIONS ON AUTOMATIC CONTROL, 1976, 21 (04) : 564 - 567
  • [10] A semidigital dual delay-locked loop
    Sidiropoulos, S
    Horowitz, MA
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1997, 32 (11) : 1683 - 1692
12345