Non Quasi-Static Model of DG Junctionless FETs

被引:1
作者
Bavir, Mohammad [1 ,2 ]
Abbasi, Abdollah [1 ]
Orouji, Ali Asghar [1 ]
Jazaeri, Farzan [2 ]
Sallese, Jean-Michel [2 ]
机构
[1] Semnan Univ, Dept Elect & Comp Engn, Semnan 3513119111, Iran
[2] Ecole Polytech Fed Lausanne, Electron Device Modeling & Technol Lab, CH-1015 Lausanne, Switzerland
来源
IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY | 2024年 / 12卷
关键词
Mathematical models; Semiconductor process modeling; Logic gates; Analytical models; Voltage; Perturbation methods; Doping; Permittivity; Electron devices; Current density; Double-gate field-effect transistors; junctionless FETs; non-quasi static model; charge-based; DOUBLE-GATE; TRANSISTOR;
D O I
10.1109/JEDS.2024.3483299
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper an analytical non-quasi-static (NQS) model for long-channel symmetric double-gate junctionless field-effect transistors (JLFETs) operating in depletion mode is proposed for the first time. The model addresses the limitations of existing DC and AC models by incorporating time-dependent current continuity equations which are essentials to predict JLFETs behavior at high frequencies. Leveraging charge-based equations, the NQS model captures the delay between current and applied potentials arising beyond the quasi-static regime. Analytical solutions for small-signal perturbations allow the calculation of key transistor small signal parameters such as the gate transadmittance. The model's validity is tested against TCAD simulations for various device parameters, including doping concentration and channel thickness. Good agreement between the model and TCAD simulations is observed across a wide frequency range, up to highly non-static transport conditions. This work lays the foundation for a comprehensive RF model of JLFETs for high-frequency applications.
引用
收藏
页码:974 / 980
页数:7
相关论文
共 12 条
  • [1] Performance Enhancement of Asymmetrical Double Gate Junctionless CMOS Inverter With 3-nm Critical Feature Size Using Charge Sheet
    Bavir, Mohammad
    Abbasi, Abdollah
    Orouji, Ali Asghar
    [J]. IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY, 2022, 10 : 334 - 340
  • [2] Dual P+-Wire Double-Gate Junctionless MOSFET with 10-nm Regime for Low Power Applications
    Bavir, Mohammad
    Abbasi, Abdollah
    Orouji, Ali Asghar
    [J]. JOURNAL OF ELECTRONIC MATERIALS, 2022, 51 (05) : 2083 - 2094
  • [3] Static and Quasi-Static Drain Current Modeling of Tri-Gate Junctionless Transistor With Substrate Bias-Induced Effects
    Gola, Deepti
    Singh, Balraj
    Singh, Jawar
    Jit, Satyabrata
    Tiwari, Pramod Kumar
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2019, 66 (07) : 2876 - 2883
  • [4] Jazaeri F., 2018, Modeling Nanowire and Double-Gate Junctionless Field-Effect Transistors
  • [5] Modeling Asymmetric Operation in Double-Gate Junctionless FETs by Means of Symmetric Devices
    Jazaeri, Farzan
    Barbut, Lucian
    Sallese, Jean-Michel
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2014, 61 (12) : 3962 - 3970
  • [6] Nonhysteretic Condition in Negative Capacitance Junctionless FETs
    Rassekh, Amin
    Jazaeri, Farzan
    Sallese, Jean-Michel
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2022, 69 (02) : 820 - 826
  • [7] Modeling Interface Charge Traps in Junctionless FETs, Including Temperature Effects
    Rassekh, Amin
    Jazaeri, Farzan
    Fathipour, Morteza
    Sallese, Jean-Michel
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2019, 66 (11) : 4653 - 4659
  • [8] Charge-Based Modeling of Junctionless Double-Gate Field-Effect Transistors
    Sallese, Jean-Michel
    Chevillon, Nicolas
    Lallement, Christophe
    Iniguez, Benjamin
    Pregaldiny, Fabien
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2011, 58 (08) : 2628 - 2637
  • [9] A novel approach to charge-based non-quasi-static model of the MOS transistor valid in all modes of operation
    Sallese, JM
    Porret, AS
    [J]. SOLID-STATE ELECTRONICS, 2000, 44 (06) : 887 - 894
  • [10] Charge-Based Model for Ultrathin Junctionless DG FETs, Including Quantum Confinement
    Shalchian, Majid
    Jazaeri, Farzan
    Sallese, Jean-Michel
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2018, 65 (09) : 4009 - 4014