Mitigating methodology of hardware non-ideal characteristics for non-volatile memory based neural networks

被引:0
|
作者
Lixia HAN [1 ,2 ]
Peng HUANG [1 ,2 ]
Yijiao WANG [3 ]
Zheng ZHOU [1 ,2 ]
Haozhang YANG [1 ,2 ]
Yiyang CHEN [1 ,2 ]
Xiaoyan LIU [1 ,2 ]
Jinfeng KANG [1 ,2 ]
机构
[1] School of Integrated Circuits,Peking University
[2] Beijing Advanced Innovation Center for Integrated Circuits
[3] School of Integrated Circuit Science and Engineering,Beihang
关键词
D O I
暂无
中图分类号
TP333 [存贮器]; TP183 [人工神经网络与计算];
学科分类号
摘要
Non-volatile memory-based computing-in-memory(nvCIM) paradigm has been extensively studied to boost the energy efficiency of neural network accelerators in edge applications. However, the degradation of inference accuracy induced by the non-ideal characteristics across circuits, arrays, and devices is becoming a crucial issue. In this work, we establish a hardware characteristic behavior model to analyze the impact of nvCIM non-ideal characteristics on neural network accuracy.Then we propose a hardware aware training and weight mapping correction methods to mitigate inference accuracy degradation.Through simulation verification, about 95% inference accuracy degradation is recovered by adopting the proposed mitigation method for various non-ideal characteristics and various neural network models. The feasibility of the proposed method is further proved in an experimental example with a flash-based LeNet recognition system.
引用
收藏
页码:307 / 321
页数:15
相关论文
共 50 条
  • [1] Mitigating methodology of hardware non-ideal characteristics for non-volatile memory based neural networks
    Han, Lixia
    Huang, Peng
    Wang, Yijiao
    Zhou, Zheng
    Yang, Haozhang
    Chen, Yiyang
    Liu, Xiaoyan
    Kang, Jinfeng
    SCIENCE CHINA-INFORMATION SCIENCES, 2025, 68 (02)
  • [2] Non-volatile memory based on nanostructures
    Kalinin, Sergei
    Yang, J. Joshua
    Demming, Anna
    NANOTECHNOLOGY, 2011, 22 (25)
  • [3] Non-volatile memory
    Casagrande, Giulio
    Chung, Shine
    Digest of Technical Papers - IEEE International Solid-State Circuits Conference, 2008, 51
  • [4] Non-volatile memory
    Sofer, Yair
    Oowaki, Yukihito
    Digest of Technical Papers - IEEE International Solid-State Circuits Conference, 2005, 48
  • [5] Analog architectures for neural network acceleration based on non-volatile memory
    Xiao, T. Patrick
    Bennett, Christopher H.
    Feinberg, Ben
    Agarwal, Sapan
    Marinella, Matthew J.
    APPLIED PHYSICS REVIEWS, 2020, 7 (03):
  • [6] The 3D Monolithically Integrated Hardware Based Neural System with Enhanced Memory Window of the Volatile and Non-Volatile Devices
    Jeon, Yu-Rim
    Seo, Donguk
    Lee, Yoonmyung
    Akinwande, Deji
    Choi, Changhwan
    ADVANCED SCIENCE, 2024, 11 (31)
  • [7] Mitigating log cost through non-volatile memory and checkpoint optimization
    College of Information Engineering, Capital Normal University, Beijing
    100048, China
    不详
    100190, China
    不详
    100048, China
    Jisuanji Yanjiu yu Fazhan, 6 (1351-1361): : 1351 - 1361
  • [8] Evaluation methodology of thin dielectrics for non-volatile memory application
    Ghidini, G
    Brazzelli, D
    MICROELECTRONICS RELIABILITY, 2002, 42 (9-11) : 1473 - 1480
  • [9] Non-volatile memory based on silicon nanoclusters
    Novikov, Yu. N.
    SEMICONDUCTORS, 2009, 43 (08) : 1040 - 1045
  • [10] An In-memory Booth Multiplier Based on Non-volatile Memory for Neural Network Applications
    Wu, Jiayao
    Wang, YiJiao
    Yang, Zhi
    He, Kuiqing
    Wang, Pengxu
    Zhao, Weisheng
    PROCEEDINGS OF THE 17TH ACM INTERNATIONAL SYMPOSIUM ON NANOSCALE ARCHITECTURES, NANOARCH 2022, 2022,