A Low-Power Network-on-Chip Power-Gating Design with Bypass Mechanism

被引：0
|
作者：
Ouyang, Yiming [1 ]
Chen, Zhiyuan [1 ]
Xu, Dongyu [1 ]
Liang, Huaguo [1 ]
机构：
[1] School of Computing and Information, Hefei University of Technology, Hefei,230601, China
来源：
Dianzi Yu Xinxi Xuebao/Journal of Electronics and Information Technology | 2024年 / 46卷 / 08期
关键词：
15;
D O I：
10.11999/JEIT231257
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：3436 / 3444
相关论文
共 50 条
  • [31] A Low-power network-on-chip architecture for tile-based chip multi-processors
    Psarras, Anastasios
    Lee, Junghee
    Mattheakis, Pavlos
    Nicopoulos, Chrysostomos
    Dimitrakopoulos, Giorgos
    Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI, 2016, 18-20-May-2016 : 335 - 340
  • [32] CURE: A High-Performance, Low-Power, and Reliable Network-on-Chip Design Using Reinforcement Learning
    Wang, Ke
    Louri, Ahmed
    IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2020, 31 (09) : 2125 - 2138
  • [33] Power Optimal Network-on-Chip Interconnect Design
    Vikas, G.
    Kuri, Joy
    Varghese, Kuruvilla
    IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2009, : 147 - 150
  • [34] A Low-Power Network-on-Chip Architecture for Tile-based Chip Multi-Processors
    Psarras, Anastasios
    Lee, Junghee
    Mattheakis, Pavlos
    Nicopoulos, Chrysostomos
    Dimitrakopoulos, Giorgos
    2016 INTERNATIONAL GREAT LAKES SYMPOSIUM ON VLSI (GLSVLSI), 2016, : 335 - 340
  • [35] Adaptive Body Bias Control Scheme for Ultra Low-power Network-on-Chip Systems
    Ben Ahmed, Akram
    Okuhara, Hayate
    Matsutani, Hiroki
    Koibuchi, Michihiro
    Amano, Hideharu
    2018 IEEE 12TH INTERNATIONAL SYMPOSIUM ON EMBEDDED MULTICORE/MANY-CORE SYSTEMS-ON-CHIP (MCSOC 2018), 2018, : 146 - 153
  • [36] A Low-Power Field-Programmable VLSI Based on a Fine-Grained Power-Gating Scheme
    Hariyama, Masanori
    Ishihara, Shota
    Kameyama, Michitaka
    2008 51ST MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1 AND 2, 2008, : 702 - 705
  • [37] WELL TAPPING METHODOLOGIES IN POWER-GATING DESIGN
    Shi, Kaijian
    Tester, David
    2011 IEEE INTERNATIONAL SOC CONFERENCE (SOCC), 2011, : 128 - 131
  • [38] Power-Gating Models for Rapid Design Exploration
    Peterson, Dustin
    Bringmann, Oliver
    2019 17TH IEEE INTERNATIONAL NEW CIRCUITS AND SYSTEMS CONFERENCE (NEWCAS), 2019,
  • [39] A Low-Power Fat Tree-based Optical Network-on-Chip for Multiprocessor System-on-Chip
    Gu, Huaxi
    Xu, Jiang
    Zhang, Wei
    DATE: 2009 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION, VOLS 1-3, 2009, : 3 - +
  • [40] An Asynchronous Network-on-Chip Router with Low Standby Power
    Elshennawy, Amr
    Khatri, Sunil P.
    2014 32ND IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), 2014, : 394 - 399
12345