Low-jitter fast-locked 10.9−12.0 GHz charge-pump phase-locked loop

被引：0
|
作者：
Zhan, Yongzheng [1 ]
Li, Rengang [1 ]
Li, Tuo [1 ]
Zou, Xiaofeng [1 ]
Zhou, Yulong [1 ]
Hu, Qingsheng [2 ,3 ]
Li, Lianming [3 ]
机构：
[1] Shandong Yunhai Guochuang Cloud Computing Equipment Industry Innovation Limited Company, Jinan,250101, China
[2] Institute of RF- and OE-ICs, Southeast University, Nanjing,210096, China
[3] School of Information Science and Engineering, Southeast University, Nanjing,210096, China
来源：
Zhejiang Daxue Xuebao (Gongxue Ban)/Journal of Zhejiang University (Engineering Science) | 2024年 / 58卷 / 11期
关键词：
Phase locked loops;
D O I：
10.3785/j.issn.1008-973X.2024.11.010
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：2290 / 2298
相关论文
共 50 条
  • [31] A Low-Jitter All-Digital Phase-Locked Loop Using a Suppressive Digital Loop Filter
    Hsu, Hsuan-Jung
    Huang, Shi-Yu
    2009 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), PROCEEDINGS OF TECHNICAL PROGRAM, 2009, : 158 - 161
  • [32] MODELING AND SIMULATION OF AN ANALOG CHARGE-PUMP PHASE LOCKED LOOP
    CAN, S
    SAHINKAYA, YE
    SIMULATION, 1988, 50 (04) : 155 - 160
  • [33] A novel dual PFD charge-pump phase locked loop
    Sarkar, BC
    Nandi, M
    Hati, R
    Hati, A
    INDIAN JOURNAL OF ENGINEERING AND MATERIALS SCIENCES, 1997, 4 (04) : 129 - 133
  • [34] Design of low-jitter 1-GHz phase-locked loops for digital clock generation
    Rhee, W
    ISCAS '99: PROCEEDINGS OF THE 1999 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 2: ANALOG AND DIGITAL CIRCUITS, 1999, : 520 - 523
  • [35] An All-Digital Phase-Locked Loop with Fast Acquisition and Low Jitter
    Zhao, Jun
    Kim, Yong-Bin
    ISOCC: 2008 INTERNATIONAL SOC DESIGN CONFERENCE, VOLS 1-3, 2008, : 277 - 280
  • [36] Integrated Charge-Pump Phase-Locked Loop with SC-Loop Filter for Capacitive Microsensor Readout
    Speeti, Timo
    Aaltonen, Lasse
    Halonen, Kari
    ISCAS: 2009 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-5, 2009, : 1373 - 1376
  • [37] Nonlinear Analysis of Charge-Pump Phase-Locked Loop: The Hold-In and Pull-In Ranges
    Kuznetsov, Nikolay
    Matveev, Alexey
    Yuldashev, Marat
    Yuldashev, Renat
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2021, 68 (10) : 4049 - 4061
  • [38] A Low-jitter Phase-locked Resonant Clock Generation and Distribution Scheme
    Mandal, Ayan
    Bollapalli, Kalyana C.
    Jayakumar, Nikhil
    Khatri, Sunil P.
    Mahaptra, Rabi N.
    2013 IEEE 31ST INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), 2013, : 487 - 490
  • [39] Phase-locked loop design with fast-digital-calibration charge pump
    Wang, San-Fu
    Hwang, Tsuen-Shiau
    Wang, Jhen-Ji
    INTERNATIONAL JOURNAL OF ELECTRONICS, 2016, 103 (02) : 342 - 354
  • [40] A Fast Locking Digital Phase-Locked Loop using Programmable Charge Pump
    Ali, M.
    Elsemary, H.
    Shawkey, H.
    Zekry, A.
    ICCES'2010: THE 2010 INTERNATIONAL CONFERENCE ON COMPUTER ENGINEERING & SYSTEMS, 2010, : 135 - 138
12345