An In-Depth Investigation Into Short-Circuit Failure Mechanisms of State-of-the-Art 1200 V Double Trench SiC MOSFETs

被引:1
作者
Li, Xuan [1 ,2 ]
Wu, Yifan [1 ]
Qi, Zhao [1 ]
Fu, Zhen [3 ]
Chen, Yanning [3 ]
Zhang, Wenmin [3 ]
Zhang, Quan [3 ]
Zhao, Hanqing [1 ]
Deng, Xiaochuan [1 ]
Zhang, Bo [1 ]
机构
[1] Univ Elect Sci & Technol China, State Key Lab Elect Thin Films & Integrated Device, Chengdu 610054, Peoples R China
[2] Univ Elect Sci & Technol China, Inst Elect & Informat Engn, Dongguan 523808, Guangdong, Peoples R China
[3] Beijing Smartchip Microelect Technol Co Ltd, Beijing 102200, Peoples R China
基金
中国国家自然科学基金;
关键词
Failure mechanism; reinforced double trench SiC MOSFET (RDT-MOS); short circuit; turn-OFF gate voltage; MODEL;
D O I
10.1109/TPEL.2024.3431296
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this article, the short-circuit capability of 1200 V state-of-the-art silicon carbide (SiC) metal-oxide-semiconductor field-effect transistor (mosfet) featuring reinforced double trench structure (named RDT-MOS) is investigated comprehensively, involving the maximum short-circuit time and energy under various dc bus voltages and gate driving voltages. Furthermore, the corresponding failure mechanisms of RDT-MOS are revealed through finite-element simulation and microcosmic failure analysis. Under zero turn-off gate bias, the temperature exceeds the critical limit of melting aluminum and thermal runaway under dc bus voltages of 400 V and 800 V, respectively. The failure mechanism evolves from the fracture of interlayer dielectric to thermal runaway when increasing bus voltage from 400 to 800 V. Under negative turn-off gate bias, meanwhile, the breakdown of gate trench oxide occurs near the N+ region in the 400 V case and near both the current spreading layer region and the N+ region in the 800 V case. The location of breakdown evolves from a single region to multi-regions from 400 to 800 V. In brief, the article timely provides significant physical insights to better understand short-circuit capability and failure mechanisms and promotes the safe use of SiC mosfets in practical power circuits.
引用
收藏
页码:15576 / 15583
页数:8
相关论文
共 24 条
  • [21] 1200-V Trench-FS IGBT: Process-Based Modeling and Short-Circuit Safe Operating Area (SCSOA) Optimization With the TOPSIS Method
    Chang, Yifei
    Wang, Jiaxuan
    Guan, Hao
    Liu, Pan
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2024, 71 (12) : 7716 - 7726
  • [22] Switching and Short-Circuit Performance of 27 nm Gate Oxide, 650 V SiC Planar-Gate MOSFETs with 10 to 15 V Gate Drive Voltage
    Agarwal, Aditi
    Kanale, Ajit
    Han, Kijeong
    Baliga, B. Jayant
    PROCEEDINGS OF THE 2020 32ND INTERNATIONAL SYMPOSIUM ON POWER SEMICONDUCTOR DEVICES AND ICS (ISPSD 2020), 2020, : 250 - 253
  • [23] In-depth investigation of inter-turn short-circuit faults of surface-mounted permanent magnet machines with series-parallel coil connections
    Mei, Zeting
    Li, Guang-jin
    Zhu, Zi-Qiang
    Clark, Richard
    Thomas, Arwyn
    Azar, Ziad
    IET ELECTRIC POWER APPLICATIONS, 2023, 17 (08) : 1111 - 1121
  • [24] Short-Circuit Characteristics and High-Current Induced Oscillations in a 1200-V/80-mΩ Normally-Off SiC/GaN Cascode Device
    Lyu, Gang
    Sun, Jiahui
    Wang, Yuru
    Chen, Kevin J.
    IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2022, 69 (12) : 12773 - 12783