Optimize Dataflow of DNN on Bit-Level Composable Architecture

被引：0
|
作者：
Gao, Hanyuan [1 ,2 ]
Gong, Lei [2 ,3 ]
Wang, Teng [2 ]
机构：
[1] School of Data Science, University of Science and Technology of China, Hefei,230026, China
[2] Suzhou Institute for Advanced Research, University of Science and Technology of China, Jiangsu, Suzhou,215123, China
[3] School of Computer Science and Technology, University of Science and Technology of China, Hefei,230026, China
来源：
Computer Engineering and Applications | / 60卷 / 18期
关键词：
Compendex;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
Deep neural networks
引用
收藏
页码：147 / 157
相关论文
共 50 条
  • [1] Bit Fusion: Bit-Level Dynamically Composable Architecture for Accelerating Deep Neural Networks
    Sharma, Hardik
    Park, Jongse
    Suda, Naveen
    Lai, Liangzhen
    Chau, Benson
    Chandra, Vikas
    Esmaeilzadeh, Hadi
    2018 ACM/IEEE 45TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA), 2018, : 764 - 775
  • [2] An improved architecture for bit-level matrix multiplication
    Grover, RS
    Shang, WJ
    Li, Q
    PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED PROCESSING TECHNIQUES AND APPLICATIONS, VOLS I-V, 2000, : 2257 - 2264
  • [3] AN IMPROVED BIT-LEVEL SYSTOLIC ARCHITECTURE FOR IIR FILTERING
    KNOWLES, SC
    MCWHIRTER, JG
    SYSTOLIC ARRAY PROCESSORS, 1989, : 205 - 214
  • [4] A bit-level pipelined VLSI architecture for the running order algorithm
    Chen, CT
    Chen, LG
    Hsiao, JH
    IEEE TRANSACTIONS ON SIGNAL PROCESSING, 1997, 45 (08) : 2140 - 2144
  • [5] Bit-level pipelined VLSI architecture for running order algorithm
    Taiwan Univ, Taipei, Taiwan
    IEEE Trans Signal Process, 8 (2140-2144):
  • [6] A dataflow architecture with distributed control for DNN acceleration
    Krichene, Hana
    Prasad, Rohit
    2024 13TH MEDITERRANEAN CONFERENCE ON EMBEDDED COMPUTING, MECO 2024, 2024, : 71 - 74
  • [7] Mathematical modelling of Bit-Level Architecture using Reciprocal Quantum Logic
    Narendran, S.
    Selvakumar, J.
    PROCEEDINGS OF THE 10TH NATIONAL CONFERENCE ON MATHEMATICAL TECHNIQUES AND ITS APPLICATIONS (NCMTA 18), 2018, 1000
  • [8] Bit-Level Taint Analysis
    Yadegari, Babak
    Debray, Saumya
    2014 14TH IEEE INTERNATIONAL WORKING CONFERENCE ON SOURCE CODE ANALYSIS AND MANIPULATION (SCAM 2014), 2014, : 255 - 264
  • [9] Towards CIM-friendly and Energy-Efficient DNN Accelerator via Bit-level Sparsity
    Karimzadeh, Foroozan
    Raychowdhury, Arijit
    PROCEEDINGS OF THE 2022 IFIP/IEEE 30TH INTERNATIONAL CONFERENCE ON VERY LARGE SCALE INTEGRATION (VLSI-SOC), 2022,
  • [10] MODIFIED BIT-LEVEL SYSTOLIC INNER PRODUCT/CONVOLVER ARCHITECTURE WITH INCREASED THROUGHPUT
    EVANS, RA
    EAMES, R
    ELECTRONICS LETTERS, 1987, 23 (09) : 460 - 461
12345