NeRF-PIM: PIM Hardware-Software Co-Design of Neural Rendering Networks

被引:0
作者
Heo, Jaeyoung [1 ]
Yoo, Sungjoo [2 ]
机构
[1] Seoul Natl Univ, Interdisciplinary Program Artificial Intelligence, Seoul 08826, South Korea
[2] Seoul Natl Univ, Dept Comp Sci & Engn, Seoul 08826, South Korea
关键词
Interpolation; Memory management; Layout; Bandwidth; Neural radiance field; Rendering (computer graphics); Software; Hardware; Computational efficiency; Optimization; Accelerator; hardware/software co-design; neural radiance fields (NeRFs); processing in memory; voxel grid;
D O I
10.1109/TCAD.2024.3443712
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Neural radiance field (NeRF) has emerged as a state-of-the-art technique, offering unprecedented realism in rendering. Despite its advancements, the adoption of NeRF is constrained by high computational cost, leading to slow rendering speed. Voxel-based optimization of NeRF addresses this by reducing the computational cost, but it introduces substantial memory overheads. To address this problem, we propose NeRF-PIM, a hardware-software co-design approach. In order to address the problem of the memory accesses to the large model (of the voxel grid) with poor locality and low compute density, we propose exploiting processing-in-memory (PIM) together with PIM-aware software optimizations in terms of the data layout, redundancy removal, and computation reuse. Our PIM hardware aims to accelerate the trilinear interpolation and dot product operations. Specifically, to address the low utilization of internal bandwidth due to the random accesses to the voxels, we propose a data layout that judiciously exploits the characteristics of the interpolation operation on the voxel grid, which helps remove bank conflicts in voxel accesses and also improves the efficiency of PIM command issue by exploiting the all-bank mode in the existing PIM device. As PIM-aware software optimizations, we also propose occupancy-grid-aware pruning and one-voxel two-sampling (1V2S) methods, which contribute to compute the efficiency improvement (by avoiding the redundant computation on the empty space) and memory traffic reduction (by reusing the per-voxel dot product results). We conduct experiments using an actual baseline HBM-PIM device. Our NeRF-PIM demonstrates a speedup of 7.4 and 5.0x compared to the baseline on the two datasets, Synthetic-NeRF and Tanks and Temples, respectively.
引用
收藏
页码:3900 / 3912
页数:13
相关论文
共 50 条
  • [41] A Hardware-Software Co-Design For A Real-Time Spectral Subtraction Based Noise Cancellation System
    Adiono, Trio
    Purwita, Ardimas Andi
    Haryadi, Ricky
    Mareta, Rella
    Priandana, Eka Rakhman
    2013 INTERNATIONAL SYMPOSIUM ON INTELLIGENT SIGNAL PROCESSING AND COMMUNICATIONS SYSTEMS (ISPACS), 2013, : 5 - 10
  • [42] Gen-NeRF: Efficient and Generalizable Neural Radiance Fields via Algorithm-Hardware Co-Design
    Fu, Yonggan
    Ye, Zhifan
    Yuan, Jiayi
    Zhang, Shunyao
    Li, Sixu
    You, Haoran
    Lin, Yingyan
    PROCEEDINGS OF THE 2023 THE 50TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, ISCA 2023, 2023, : 1038 - 1049
  • [43] The design of a rapid prototyping platform for hardware/software co-design
    Wu, BF
    Peng, CL
    Sun, XG
    CAD/GRAPHICS '2001: PROCEEDINGS OF THE SEVENTH INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN AND COMPUTER GRAPHICS, VOLS 1 AND 2, 2001, : 931 - 934
  • [44] Prodigy: Improving the Memory Latency of Data-Indirect Irregular Workloads Using Hardware-Software Co-Design
    Talati, Nishil
    May, Kyle
    Behroozi, Armand
    Yang, Yichen
    Kaszyk, Kuba
    Vasiladiotis, Christos
    Verma, Tarunesh
    Li, Lu
    Nguyen, Brandon
    Sun, Jiawen
    Morton, John Magnus
    Ahmadi, Agreen
    Austin, Todd
    O'Boyle, Michael
    Mahlke, Scott
    Mudge, Trevor
    Dreslinski, Ronald
    2021 27TH IEEE INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE (HPCA 2021), 2021, : 654 - 667
  • [45] Hardware-Software Co-design for Reconfigurable Field Programmable Gate Arrays Using Mixed-Integer Programming
    Ali, Faridah M.
    Al-Hamadi, Helal
    Ghoniem, Ahmed
    Sherali, Hanif D.
    INFORMATICA-JOURNAL OF COMPUTING AND INFORMATICS, 2012, 36 (03): : 287 - 295
  • [46] Optimizing hardware-software co-design based on non-ideality in memristor crossbars for in-memory computing
    Jiang, Pinfeng
    Song, Danzhe
    Huang, Menghua
    Yang, Fan
    Wang, Letian
    Liu, Pan
    Miao, Xiangshui
    Wang, Xingsheng
    SCIENCE CHINA-INFORMATION SCIENCES, 2025, 68 (02)
  • [47] Dither NN: Hardware/Algorithm Co-Design for Accurate Quantized Neural Networks
    Ando, Kota
    Ueyoshi, Kodai
    Oba, Yuka
    Hirose, Kazutoshi
    Uematsu, Ryota
    Kudo, Takumi
    Ikebe, Masayuki
    Asai, Tetsuya
    Takamaeda-Yamazaki, Shinya
    Motomura, Masato
    IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2019, E102D (12) : 2341 - 2353
  • [48] Hardware-Software Co-design to Mitigate DRAM Refresh Overheads: A Case for Refresh-Aware Process Scheduling
    Kotra, Jagadish B.
    Shahidi, Narges
    Chishti, Zeshan A.
    Kandemir, Mahmut T.
    ACM SIGPLAN NOTICES, 2017, 52 (04) : 723 - 736
  • [49] CODEBench: A Neural Architecture and Hardware Accelerator Co-Design Framework
    Tuli, Shikhar
    Li, Chia-Hao
    Sharma, Ritvik
    Jha, Niraj K.
    ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS, 2023, 22 (03)
  • [50] Hardware-Software Co-design to Mitigate DRAM Refresh Overheads: A Case for Refresh-Aware Process Scheduling
    Kotra, Jagadish B.
    Shahidi, Narges
    Chishti, Zeshan A.
    Kandemir, Mahmut T.
    TWENTY-SECOND INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS (ASPLOS XXII), 2017, : 723 - 736