NeRF-PIM: PIM Hardware-Software Co-Design of Neural Rendering Networks

被引:0
作者
Heo, Jaeyoung [1 ]
Yoo, Sungjoo [2 ]
机构
[1] Seoul Natl Univ, Interdisciplinary Program Artificial Intelligence, Seoul 08826, South Korea
[2] Seoul Natl Univ, Dept Comp Sci & Engn, Seoul 08826, South Korea
关键词
Interpolation; Memory management; Layout; Bandwidth; Neural radiance field; Rendering (computer graphics); Software; Hardware; Computational efficiency; Optimization; Accelerator; hardware/software co-design; neural radiance fields (NeRFs); processing in memory; voxel grid;
D O I
10.1109/TCAD.2024.3443712
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Neural radiance field (NeRF) has emerged as a state-of-the-art technique, offering unprecedented realism in rendering. Despite its advancements, the adoption of NeRF is constrained by high computational cost, leading to slow rendering speed. Voxel-based optimization of NeRF addresses this by reducing the computational cost, but it introduces substantial memory overheads. To address this problem, we propose NeRF-PIM, a hardware-software co-design approach. In order to address the problem of the memory accesses to the large model (of the voxel grid) with poor locality and low compute density, we propose exploiting processing-in-memory (PIM) together with PIM-aware software optimizations in terms of the data layout, redundancy removal, and computation reuse. Our PIM hardware aims to accelerate the trilinear interpolation and dot product operations. Specifically, to address the low utilization of internal bandwidth due to the random accesses to the voxels, we propose a data layout that judiciously exploits the characteristics of the interpolation operation on the voxel grid, which helps remove bank conflicts in voxel accesses and also improves the efficiency of PIM command issue by exploiting the all-bank mode in the existing PIM device. As PIM-aware software optimizations, we also propose occupancy-grid-aware pruning and one-voxel two-sampling (1V2S) methods, which contribute to compute the efficiency improvement (by avoiding the redundant computation on the empty space) and memory traffic reduction (by reusing the per-voxel dot product results). We conduct experiments using an actual baseline HBM-PIM device. Our NeRF-PIM demonstrates a speedup of 7.4 and 5.0x compared to the baseline on the two datasets, Synthetic-NeRF and Tanks and Temples, respectively.
引用
收藏
页码:3900 / 3912
页数:13
相关论文
共 50 条
  • [31] AN FPGA HARDWARE/SOFTWARE CO-DESIGN TOWARDS EVOLVABLE SPIKING NEURAL NETWORKS FOR ROBOTICS APPLICATION
    Johnston, S. P.
    Prasad, G.
    Maguire, L.
    Mcginnity, T. M.
    INTERNATIONAL JOURNAL OF NEURAL SYSTEMS, 2010, 20 (06) : 447 - 461
  • [32] Hardware-software co-design for dynamic reconfigurable computing with collaborative supports of architecture and operating system
    Wang, Wei
    Wu, Qiang
    Xie, Wei
    PROCEEDINGS OF THE 2007 11TH INTERNATIONAL CONFERENCE ON COMPUTER SUPPORTED COOPERATIVE WORK IN DESIGN, VOLS 1 AND 2, 2007, : 275 - +
  • [33] Using Behaviour-Driven Development with Hardware-Software Co-Design for Autonomous Load Management
    Alhaj, Mohammad
    Arbez, Gilbert
    Peyton, Liam
    2017 8TH INTERNATIONAL CONFERENCE ON INFORMATION AND COMMUNICATION SYSTEMS (ICICS), 2017, : 46 - 51
  • [34] Hardware/Software Co-design for Machine Learning Accelerators
    Chen, Hanqiu
    Hao, Cong
    2023 IEEE 31ST ANNUAL INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES, FCCM, 2023, : 233 - 235
  • [35] Optimized Hardware-Software Co-Design for Kyber and Dilithium on RISC-V SoC FPGA
    Wang, Tengfei
    Zhang, Chi
    Zhang, Xiaolin
    Gu, Dawu
    Cao, Pei
    IACR Transactions on Cryptographic Hardware and Embedded Systems, 2024, 2024 (03): : 99 - 135
  • [36] Hardware-Software Co-design of QRD-RLS Algorithm with Microblaze Soft Core Processor
    Lodha, Nupur
    Rai, Nivesh
    Dubey, Rahul
    Venkataraman, Hrishikesh
    INFORMATION SYSTEMS, TECHNOLOGY AND MANAGEMENT-THIRD INTERNATIONAL CONFERENCE, ICISTM 2009, 2009, 31 : 197 - 207
  • [37] Hardware/software co-design of control algorithms
    Petko, Maciej
    Karpiel, Grzegorz
    IEEE ICMA 2006: PROCEEDING OF THE 2006 IEEE INTERNATIONAL CONFERENCE ON MECHATRONICS AND AUTOMATION, VOLS 1-3, PROCEEDINGS, 2006, : 2156 - +
  • [38] GPGPU: HARDWARE/SOFTWARE CO-DESIGN FOR THE MASSES
    Mann, Zoltan Adam
    COMPUTING AND INFORMATICS, 2011, 30 (06) : 1247 - 1257
  • [39] Hardware-Software Co-Design Framework for Data Encryption in Image Processing Systems for the Internet of Things Environment
    Lata, Kusum
    Chhabra, Surbhi
    Saini, Sandeep
    IEEE CONSUMER ELECTRONICS MAGAZINE, 2022, 11 (04) : 92 - 97
  • [40] A Hardware/Software Co-Design Vision for Deep Learning at the Edge
    Ponzina, Flavio
    Machetti, Simone
    Rios, Marco
    Denkinger, Benoit Walter
    Levisse, Alexandre
    Ansaloni, Giovanni
    Peon-Quiros, Miguel
    Atienza, David
    IEEE MICRO, 2022, 42 (06) : 48 - 54