NeRF-PIM: PIM Hardware-Software Co-Design of Neural Rendering Networks

被引:0
作者
Heo, Jaeyoung [1 ]
Yoo, Sungjoo [2 ]
机构
[1] Seoul Natl Univ, Interdisciplinary Program Artificial Intelligence, Seoul 08826, South Korea
[2] Seoul Natl Univ, Dept Comp Sci & Engn, Seoul 08826, South Korea
关键词
Interpolation; Memory management; Layout; Bandwidth; Neural radiance field; Rendering (computer graphics); Software; Hardware; Computational efficiency; Optimization; Accelerator; hardware/software co-design; neural radiance fields (NeRFs); processing in memory; voxel grid;
D O I
10.1109/TCAD.2024.3443712
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Neural radiance field (NeRF) has emerged as a state-of-the-art technique, offering unprecedented realism in rendering. Despite its advancements, the adoption of NeRF is constrained by high computational cost, leading to slow rendering speed. Voxel-based optimization of NeRF addresses this by reducing the computational cost, but it introduces substantial memory overheads. To address this problem, we propose NeRF-PIM, a hardware-software co-design approach. In order to address the problem of the memory accesses to the large model (of the voxel grid) with poor locality and low compute density, we propose exploiting processing-in-memory (PIM) together with PIM-aware software optimizations in terms of the data layout, redundancy removal, and computation reuse. Our PIM hardware aims to accelerate the trilinear interpolation and dot product operations. Specifically, to address the low utilization of internal bandwidth due to the random accesses to the voxels, we propose a data layout that judiciously exploits the characteristics of the interpolation operation on the voxel grid, which helps remove bank conflicts in voxel accesses and also improves the efficiency of PIM command issue by exploiting the all-bank mode in the existing PIM device. As PIM-aware software optimizations, we also propose occupancy-grid-aware pruning and one-voxel two-sampling (1V2S) methods, which contribute to compute the efficiency improvement (by avoiding the redundant computation on the empty space) and memory traffic reduction (by reusing the per-voxel dot product results). We conduct experiments using an actual baseline HBM-PIM device. Our NeRF-PIM demonstrates a speedup of 7.4 and 5.0x compared to the baseline on the two datasets, Synthetic-NeRF and Tanks and Temples, respectively.
引用
收藏
页码:3900 / 3912
页数:13
相关论文
共 50 条
  • [11] Hopscotch: A Hardware-Software Co-Design for Efficient Cache Resizing on Multi-Core SoCs
    Jiang, Zhe
    Yang, Kecheng
    Fisher, Nathan
    Guan, Nan
    Audsley, Neil C.
    Dong, Zheng
    IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2024, 35 (01) : 89 - 104
  • [12] Hardware-Software Co-Design for Content-Based Sparse Attention
    Tang, Rui
    Zhang, Xiaoyu
    Liu, Rui
    Luo, Zhejian
    Chen, Xiaoming
    Han, Yinhe
    2023 IEEE 41ST INTERNATIONAL CONFERENCE ON COMPUTER DESIGN, ICCD, 2023, : 415 - 418
  • [13] Coding and cryptography for resource constrained wireless sensor networks: A hardware-software co-design approach
    Popovici, Emanuel M.
    2006 INTERNATIONAL SEMICONDUCTOR CONFERENCE, VOLS 1 AND 2, 2007, : 19 - +
  • [14] An analytical method for reliability analysis of hardware-software co-design system
    Zeng, Yanhao
    Xing, Liudong
    Zhang, Qun
    Jia, Xujie
    QUALITY AND RELIABILITY ENGINEERING INTERNATIONAL, 2019, 35 (01) : 165 - 178
  • [15] Hardware-Software Co-Design of an Image Feature Extraction and Matching Algorithm
    Chien, Chiang-Heng
    Chien, Chiang-Ju
    Hsu, Chen-Chien
    2019 2ND INTERNATIONAL CONFERENCE ON INTELLIGENT AUTONOMOUS SYSTEMS (ICOIAS 2019), 2019, : 37 - 41
  • [16] Hardware-Software Co-Design of BIKE with HLS-Generated Accelerators
    Montanaro, Gabriele
    Galimberti, Andrea
    Colizzi, Ernesto
    Zoni, Davide
    2022 29TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS (IEEE ICECS 2022), 2022,
  • [17] Neuro-Symbolic Computing: Advancements and Challenges in Hardware-Software Co-Design
    Yang, Xiaoxuan
    Wang, Zhangyang
    Hu, X. Sharon
    Kim, Chris H.
    Yu, Shimeng
    Pajic, Miroslav
    Manohar, Rajit
    Chen, Yiran
    Li, Hai Helen
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2024, 71 (03) : 1683 - 1689
  • [18] A Hardware-Software Co-Design for the Discrete Gaussian Sampling of FALCON Digital Signature
    Karabulut, Emre
    Aysu, Aydin
    2024 IEEE INTERNATIONAL SYMPOSIUM ON HARDWARE ORIENTED SECURITY AND TRUST, HOST, 2024, : 90 - 100
  • [19] A Hardware-Software Co-Design Framework for Real-Time Video Stabilization
    Javed, Hassan
    Bilal, Muhammad
    Masud, Shahid
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2020, 29 (02)
  • [20] Teaching Edge AI at the Undergraduate Level: A Hardware-Software Co-Design Approach
    Farcas, Allen-Jasmin
    Marculescu, Radu
    COMPUTER, 2023, 56 (11) : 30 - 38