An Overview of Noise-Shaping SAR ADC: From Fundamentals to the Frontier

被引：38
作者：
Jie, Lu [1 ,2 ]
Tang, Xiyuan [3 ]
Liu, Jiaxin [4 ]
Shen, Linxiao [3 ]
Li, Shaolan [5 ]
Sun, Nan [1 ]
Flynn, Michael P. [2 ]
机构：
[1] Department of Electronic Engineering, Tsinghua University, Beijing
[2] Department of Electrical and Computer Engineering, University of Michigan at Ann Arbor, Ann Arbor, 48109, MI
[3] Institute of Microelectronics, Peking University, Beijing
[4] Institute of Integrated Circuits and Systems, University of Electronic Science and Technology of China, Chengdu
[5] Department of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, 30332, GA
来源：
IEEE Open Journal of the Solid-State Circuits Society | 2021年 / 1卷
关键词：
ADC; DSM; Noise-shaping; oversampling; SAR; successive approximation;
D O I：
10.1109/OJSSCS.2021.3119910
中图分类号：
学科分类号：
摘要：
The Noise-Shaping (NS) SAR is an attractive new ADC architecture that emerged in the last decade. It combines the advantages of the SAR and the DSM architectures. NS SAR shows excellent potential for high efficiency and low cost, and is highly suited to process scaling. This paper gives an overview of the history of NS-SAR, reviews the fundamentals challenges, and summarizes the latest developments, including advanced loop filtering techniques, DAC mismatch mitigation, kT/C mitigation, and bandwidth boosting. A comprehensive comparison of the state-of-the-art NS-SAR ADCs is provided, and conclusions are derived. © 2021 IEEE.
引用
收藏
页码：149 / 161
页数：12
相关论文
共 57 条
  • [1] Murmann B., ADC Performance Survey 1997-2021, (2021)
  • [2] Kester W., The Data Conversion Handbook, (2005)
  • [3] Samid L., Ortmanns M., Manoli Y., Gerfers F., A new kind of low-power multibit third order continuous-time lowpass ΔΣ modulator, Proc. IEEE Int. Symp. Circuits Syst., pp. 293-296, (2002)
  • [4] Kim K.S., Kim J., Cho S.H., Nth-order multi-bit ΣΔ ADC using SAR quantiser, Electron. Lett., 46, 19, pp. 1315-1316, (2010)
  • [5] Fredenburg J.A., Flynn M.P., A 90-MS/s 11-MHz-bandwidth 62-dB SNDR noise-shaping SAR ADC, IEEE J. Solid-State Circuits, 47, 12, pp. 2898-2904, (2012)
  • [6] Park H., Ghovanloo M., A 13-bit noise shaping SAR-ADC with dual-polarity digital calibration, Analog Integr. Circuits Signal Process, 75, 3, pp. 459-465, (2013)
  • [7] Chen Z., Miyahara M., Matsuzawa A., A 9.35-ENOB, 14.8 fJ/conv.-step fully-passive noise-shaping SAR ADC, Proc. Symp. VLSI Circuits (VLSI Circuits), pp. C64-C65, (2015)
  • [8] Chen Z., Miyahara M., Matsuzawa A., A 2nd order fully-passive noise-shaping SAR ADC with embedded passive gain, Proc. IEEE Asian Solid-State Circuits Conf. (A-SSCC), pp. 309-312, (2016)
  • [9] Guo W., Sun N., A 12b-ENOB 61μW noise-shaping SAR ADC with a passive integrator, Proc. 42nd Eur. Solid-State Circuits Conf., pp. 405-408, (2016)
  • [10] Shu Y., Kuo L.-T., Lo T.-Y., An oversampling SAR ADC with DAC mismatch error shaping achieving 105 dB SFDR and 101 dB SNDR Over 1 kHz BW in 55 nm CMOS, IEEE J. Solid-State Circuits, 51, 12, pp. 2928-2940, (2016)
123456