FPGA multi-unit parallel optimization and implementation of post-quantum cryptography CRYSTALS-Kyber

被引：0
|
作者：
Li B. [1 ]
Chen X. [2 ]
Feng F. [1 ]
Zhou Q. [1 ]
机构：
[1] School of Computer and Artificial Intelligence, Zhengzhou University, Zhengzhou
[2] State Key Laboratory of Mathematical Engineering and Advanced Computing, Information Engineering University, Zhengzhou
来源：
Tongxin Xuebao/Journal on Communications | 2022年 / 43卷 / 02期
基金：
国家重点研发计划; 中国国家自然科学基金;
关键词：
Butterfly arithmetic; CRYSTALS-Kyber; FPGA; NTT; Polynomial multiplication; Post-quantum cryptography;
D O I：
10.11959/j.issn.1000-436x.2022026
中图分类号：
学科分类号：
摘要：
In lattice-based post-quantum cryptography, polynomial multiplication is complicated and time-consuming. In order to improve the computational efficiency of lattice cryptography in practical applications, an FPGA multi-unit parallel optimization and implementation of post-quantum cryptography CRYSTALS-Kyber was proposed. Firstly, the flow of Kyber algorithm was described and the execution of NTT, INTT and CWM were analyzed. Secondly, the overall structure of FPGA was given, the butterfly arithmetic unit was designed by pipeline technology, and the Barrett modulus reduction and CWM scheduling optimization were used to improve the calculation efficiency. At the same time, 32 butterfly arithmetic units were executed in parallel, which shortens the overall calculation cycle. Finally, the multi-RAM channel was optimized to improve the memory access efficiency with alternate data access control and RAM resource reuse. In addition, with the loosely coupled architecture, the overall operation scheduling was realized by DMA communication. The experimental results and analysis show that the proposed scheme implemented can complete NTT, INTT and CWM operations within 44, 49, and 163 clock cycles, which is superior to other schemes and has high energy efficiency ratio. © 2022, Editorial Board of Journal on Communications. All right reserved.
引用
收藏
页码：196 / 207
页数：11
相关论文
共 23 条
  • [1] DANG V, FARAHMAND F, ANDRZEJCZAK M, Et al., Implementation and benchmarking of round 2 candidates in the NIST post-quantum cryptography standardization process using hardware and software/hardware co-design approaches, IACR Cryptol EPrint Arch, 2020, (2020)
  • [2] AVANZI R, BOS J, DUCAS L, Et al., CRYSTALS-Kyber, (2017)
  • [3] LYUBASHEVSKY V, SEILER G., NTTRU: truly fast NTRU using NTT, IACR Transactions on Cryptographic Hardware and Embedded Systems, 2019, 3, pp. 180-201, (2019)
  • [4] ZHANG N, QIN Q, YUAN H, Et al., NTTU: an area-efficient low-power NTT-uncoupled architecture for NTT-based multiplication, IEEE Transactions on Computers, 69, 4, pp. 520-533, (2020)
  • [5] YAMAN F, MERT A C, OZTURK E, Et al., A hardware accelerator for polynomial multiplication operation of CRYSTALS-Kyber PQC scheme, Proceedings of 2021 Design, Automation & Test in Europe Conference & Exhibition (DATE), pp. 1020-1025, (2021)
  • [6] HUANG Y M, HUANG M Q, LEI Z K, Et al., A pure hardware implementation of CRYSTALS-KYBER PQC algorithm through resource reuse, IEICE Electronics Express, 17, 17, pp. 1-6, (2020)
  • [7] MERT A C, KARABULUT E, OZTURK E, Et al., An extensive study of flexible design methods for the number theoretic transform, IEEE Transactions on Computers, (2020)
  • [8] MERT A C, OZTURK E, SAVAS E., Design and implementation of a fast and scalable NTT-based polynomial multiplier architecture, Proceedings of 2019 22nd Euromicro Conference on Digital System Design (DSD), pp. 253-260, (2019)
  • [9] XING Y F, LI S G., A compact hardware implementation of CCA-secure key exchange mechanism CRYSTALS-Kyber on FPGA, IACR Transactions on Cryptographic Hardware and Embedded Systems, 2021, 2, pp. 328-356, (2021)
  • [10] RICCI S, JEDLICKA P, CIBIK P, Et al., Towards CRYSTALS-Kyber VHDL implementation, Proceedings of the 18th International Conference on Security and Cryptography, pp. 760-765, (2021)
123