Understanding the Self-Heating Effects Measured With the AC Output Conductance Method in Advanced FinFET Nodes

被引:0
|
作者
Tondelli, L. [1 ]
Asanovski, R. [1 ,2 ]
Scholten, A. J. [3 ]
Dinh, T. V. [4 ]
Tam, S. -W. [5 ]
Pijper, R. M. T.
Selmi, L. [1 ]
机构
[1] Univ Modena & Reggio Emilia, Dept Engn Enzo Ferrari, I-41121 Modena, Italy
[2] Imec, B-3001 Leuven, Belgium
[3] NXP Semicond, NL-5656 Eindhoven, Netherlands
[4] NXP Semicond, Austin, TX 78735 USA
[5] NXP Semicond, San Jose, CA 95134 USA
关键词
Thermal conductivity; Thermal resistance; Temperature measurement; Silicon; Conductivity; Logic gates; FinFETs; Thermal degradation; Fingers; Temperature distribution; Bulk FinFET; device reliability; self-heating; thermal conductivity; thermal resistance; EXTRACTION; ALGAN/GAN; DEVICES;
D O I
10.1109/TED.2024.3469187
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Accurate determination of thermal resistances having a clear physical interpretation is crucial for analyzing self-heating effects (SHEs) in bulk FinFETs and ensuring reliable circuit operation. In this article, we use extensive electrothermal simulations, calibrated against experiments, to validate a popular method to monitor SHEs based on the measured AC output conductance. The results confirm that nanoscale silicon fins exhibit degraded thermal conductivity compared with the bulk silicon case. Then, we explore the relationship between the temperature extracted by the output conductance method and the maximum temperature inside the fin (which is a useful parameter to study device reliability) as a function of device bias and dimensions, providing a few projections toward scaled technology nodes. Our results show that the following hold: 1) the overtemperature extracted with the AC output conductance method represents an average overtemperature across the device active area and 2) the AC conductance method largely underestimates the peak temperature of long-channel devices; less so for short-channel ones. In this latter case, however, the difference between the above temperatures changes appreciably as a function of gate voltage.
引用
收藏
页码:6976 / 6982
页数:7
相关论文
共 47 条
  • [1] Modeling Self-Heating Effects in Advanced CMOS Nodes
    Arabi, M.
    Cros, A.
    Federspiel, X.
    Ndiaye, C.
    Huard, V
    Rafik, M.
    2018 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2018,
  • [2] On the Output Conductance Dispersion due to Traps and Self-Heating in Large Bulk, FDSOI and FinFET nMOS Devices
    Tondelli, L.
    Scholten, A. J.
    Asanovski, R.
    Pijper, R. M. T.
    Dinh, T., V
    Selmil, L.
    2024 50TH IEEE EUROPEAN SOLID-STATE ELECTRONICS RESEARCH CONFERENCE, ESSERC 2024, 2024, : 345 - 348
  • [3] DC method for self-heating estimation applied to FinFET
    Mori, C. A. B.
    Agopian, P. G. D.
    Martino, J. A.
    2018 33RD SYMPOSIUM ON MICROELECTRONICS TECHNOLOGY AND DEVICES (SBMICRO), 2018,
  • [4] AN AC CONDUCTANCE TECHNIQUE FOR MEASURING SELF-HEATING IN SOI MOSFETS
    TU, RH
    WANN, C
    KING, JC
    KO, PK
    HU, CM
    IEEE ELECTRON DEVICE LETTERS, 1995, 16 (02) : 67 - 69
  • [5] Correcting the output conductance for self-heating in InAlAs/InGaAs HBTs
    Weiss, Oliver
    Baureis, Peter
    Kellmann, Nikolai
    Weber, Norbert
    Weigel, Robert
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2006, 53 (09) : 2231 - 2236
  • [6] Floating-body and self-heating effects characterization of poly-Si TFTs through AC output conductance measurement
    Takatori, K.
    Asada, H.
    Kaneko, S.
    IDW '06: PROCEEDINGS OF THE 13TH INTERNATIONAL DISPLAY WORKSHOPS, VOLS 1-3, 2006, : 1659 - 1662
  • [7] Advanced Self-heating Model and Methodology for Layout Proximity Effect in FinFET Technology
    Jiang, Hai
    Sagong, Hyunchul
    Kim, Jinju
    Shim, Hyewon
    Kim, Yoohwan
    Park, Junekyun
    Uemura, Taiki
    Ji, Yongsung
    Jeong, Taeyoung
    Kwon, Dongkyun
    Rhee, Hwasung
    Pae, Sangwoo
    Lee, Brandon
    2020 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2020,
  • [8] An Enhanced AC Conductance Method with Source/Drain Resistance Correction for Self-Heating Effects of Novel Nano-Scaled Devices
    Kuo, J. Y.
    Lee, W.
    Su, K. W.
    Lin, C. K.
    2023 SILICON NANOELECTRONICS WORKSHOP, SNW, 2023, : 89 - 90
  • [9] Impact of self-heating and substrate effects on small-signal output conductance in UTBB SOI MOSFETs
    Makovejev, S.
    Raskin, J-P
    Arshad, M. K. Md
    Flandre, D.
    Olsen, S.
    Andrieu, F.
    Kilchytska, V.
    SOLID-STATE ELECTRONICS, 2012, 71 : 93 - 100
  • [10] Analytical Thermal Model for Self-Heating in Advanced FinFET Devices With Implications for Design and Reliability
    Xu, Chuan
    Kolluri, Seshadri K.
    Endo, Kazhuhiko
    Banerjee, Kaustav
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2013, 32 (07) : 1045 - 1058