Failure Mechanism and Reliability Research of Solder Layer Tilt in Double-Sided Cooling Power Modules

被引:0
作者
Sun, Guoliao [1 ]
Jing, Wen [1 ]
Lu, Siyuan [1 ]
Peng, Cheng [2 ]
Zhu, Wenhui [3 ,4 ]
Wang, Liancheng [3 ,4 ]
机构
[1] Cent South Univ, Sch Mech & Elect Engn, Changsha 410083, Peoples R China
[2] Zhuzhou CRRC Times Elect Co Ltd, Zhuzhou 688187, Hunan, Peoples R China
[3] Cent South Univ, State Key Lab High Performance Complex Mfg, Changsha 410083, Peoples R China
[4] Cent South Univ, Sch Mech & Elect Engn, Changsha 410083, Peoples R China
来源
IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY | 2024年 / 14卷 / 09期
关键词
Double-sided cooling (DSC); failure mechanism; reliability; solder tilt; DIE-ATTACH;
D O I
10.1109/TCPMT.2024.3447124
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
The double-sided cooling (DSC) module introduces greater thermomechanical stress compared to single-sided cooling (SSC) modules, posing a significant threat to reliability. The manufacturing process is complex, requiring multiple sintering or reflow operations. Due to gravitational factors, this results in uneven thickness in the solder layer, further exacerbating the reliability issues. This article investigates the failure mechanism of the middle solder layer (SAC305) in flip-chip double-sided cooling (FCDSC) modules under thermal cycling conditions using a thermomechanical coupled model. The results indicate that when the solder layer tilt angle reaches 1.53 degrees, the lifetime is reduced by 99.3%. Local viscoplastic strain in the solder at stress concentration areas is identified as a key factor in solder layer fatigue failure. Subsequent experiments confirm that fatigue cracks occur on the thinner side of the solder layer. There, the coarsening of the Ag3Sn eutectic phase is more severe, leading to reduced tensile strength, thus becoming a crack initiation site. Finally, the protrusions-spacer technique is proposed to control the evenness of the solder layer, with experiments demonstrating an average reduction in solder layer tilt by 79.7%.
引用
收藏
页码:1585 / 1592
页数:8
相关论文
共 22 条
[1]   Self-alignment of silicon chips on wafers: A capillary approach [J].
Berthier, J. ;
Brakke, K. ;
Grossi, F. ;
Sanchez, L. ;
Di Cioccio, L. .
JOURNAL OF APPLIED PHYSICS, 2010, 108 (05)
[2]   Planar Power Module With Low Thermal Impedance and Low Thermomechanical Stress [J].
Cao, Xiao ;
Lu, Guo-Quan ;
Ngo, Khai D. T. .
IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2012, 2 (08) :1247-1259
[3]  
Che F. X., 2012, P 35 IEEE CPMT INT E
[4]  
Dieter G. E, 1986, Mechanical Metallurgy, P391
[5]   Controlling Ag3Sn Plate Formation and Its Effect on the Creep Resistance of Sn-3.0Ag-0.7Cu Lead-Free Solder by Adding Minor Alloying Elements Fe, Co, Te and Bi [J].
El-Taher, A. M. ;
Razzk, A. F. .
METALS AND MATERIALS INTERNATIONAL, 2021, 27 (10) :4294-4305
[6]   Packaging factors affecting the fatigue life of power transistor die bonds [J].
Evans, J ;
Evans, JY .
IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY PART A, 1998, 21 (03) :459-468
[7]  
Fan XJ, 2006, ELEC COMP C, P972
[8]  
Guth K., 2006, P 4 INT C INT POW SY, P1
[9]  
Jensen T, 2017, 2017 PAN PACIFIC MICROELECTRONICS SYMPOSIUM (PAN PACIFIC)
[10]   Solder joint fatigue models: review and applicability to chip scale packages [J].
Lee, WW ;
Nguyen, LT ;
Selvaduray, GS .
MICROELECTRONICS RELIABILITY, 2000, 40 (02) :231-244